


Remember to show **ALL** work here and in **EVERY** problem on this exam.

[10%] **1. Circuit Analysis**

What is the logic equation for X in the given circuit? Do **not** simplify or transform it into an SOP or POS form. Leave the logic expression as it is after analysis. Also, draw the **intermediate** expression at the **input** to **each** gate.

- Notation reminder:  $A(H)$  is the same as  $A.H$
- Boolean expression answers must be in **lexical order**, i.e., /A before A, A before B, etc.

EQUATION:  $X = \overline{(A \cdot \bar{B}) + (A \cdot \bar{B} + \bar{C}) \cdot \bar{D} + \bar{E}}$





$X = \overline{(A \cdot \bar{B}) + (A \cdot \bar{B} + \bar{C}) \cdot \bar{D} + \bar{E}}$


[10%] 2. **Circuit Synthesis**

Draw a mixed-logic circuit diagram (with the minimum number of gates) to **directly implement** the below equation. All inputs and the output can be of any activation-level desired. Be sure to **specify the desired activation levels**. Do **not** simplify this equation. You may **only use** gates available on 74HC27 chips (shown). Use as many 74HC27 chips as you need, but use the minimum number required to solve this problem.

$$F = A * B * C + C * /D * /E + A * /B * D$$



note  $X \rightarrow \overline{X} \equiv X + X + X = \overline{X}$


[12%] 3. Implementation of an ASM chart using J-K flip-flops

J-K characteristic table:


| J | K | Q | Q+ |
|---|---|---|----|
| 0 | 0 | 0 | 0  |
| 0 | 0 | 1 | 1  |
| 0 | 1 | 0 | 0  |
| 0 | 1 | 1 | 0  |
| 1 | 0 | 0 | 1  |
| 1 | 0 | 1 | 1  |
| 1 | 1 | 0 | 1  |
| 1 | 1 | 1 | 0  |

(a) Given the above ASM chart, complete the following block diagram of its implementation using the minimum number of J-K flip-flops: (2%)


- Determine how many J-K flip-flops that are needed. 1
- Draw in all the inputs and outputs of the combinatorial circuit.
- Make all necessary connections to complete the block diagram (between the combinatorial circuit and the flip-flops).



(Draw flip-flops here.)



## 3. (continued) (ASM chart is repeated here for your convenience/)



J-K characteristic table:

| J | K | Q | Q+ |
|---|---|---|----|
| 0 | 0 | 0 | 0  |
| 0 | 0 | 1 | 1  |
| 0 | 1 | 0 | 0  |
| 0 | 1 | 1 | 0  |
| 1 | 0 | 0 | 1  |
| 1 | 0 | 1 | 1  |
| 1 | 1 | 0 | 1  |
| 1 | 1 | 1 | 0  |

hold  
 clear  
 set  
 toggle

- (b) Finish the implementation of the ASM by determining the minimum sum-of-products (MSOP) logic expressions for the following signals: (10%)

$$J = Q + \bar{X} \rightarrow \bar{X}$$

$$K = 1$$

$$A = 1$$

$$B = \bar{Q}$$

$$C = \bar{Q} \cdot X = \overline{Q + \bar{X}}$$

$$D = Q + X$$

$$E = \bar{Q} \cdot X$$

$$F = \bar{Q} \cdot X$$

$$G = Q$$

| Q | Q+ | J | K |
|---|----|---|---|
| 0 | 0  | 0 | X |
| 0 | 1  | 1 | X |
| 1 | 0  | X | 1 |
| 1 | 1  | X | 0 |

(If necessary, use the bottom/back of the previous page to do your work.)

|              | Q | X | Q+ | J | K | A | B | C | D | E | F | G |
|--------------|---|---|----|---|---|---|---|---|---|---|---|---|
| Q=0: State 1 | 0 | 0 | 1  | 1 | X | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| Q=1: State 2 | 0 | 1 | 0  | 0 | X | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
|              | 1 | 0 | 0  | X | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
|              | 1 | 1 | 0  | X | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |

- [12%] 4. Given the following program segment, EQU statements, and contents of memory locations:

ORG 0  
 1 LDX #000C Data0 EQU \$0026  
 2 LDAA #150; Data1 EQU \$0032  
 3 LDAB #60; Data2 EQU \$0037  
 4 SUM\_BA Data3 EQU \$0038  
 5 "next instruction Data4 EQU \$0050  
 (a, b, c, d, e, or f)" Data5 EQU \$00EF  
 a b Data6 EQU \$5000  
 Data7 EQU \$73AB  
 Data8 EQU \$73AC

Memory Locations

| Address | Content |
|---------|---------|
| \$0026  | \$66    |
| \$0032  | \$BB    |
| \$0037  | \$74    |
| \$0038  | \$EC    |
| \$0050  | \$C3    |
| \$00EF  | \$AB    |
| \$5000  | \$3E    |
| \$73AB  | \$AA    |
| \$73AC  | \$E2    |

- a) Assume the 4 instructions in the above program segment have already been executed and the "next instruction" (i.e., 5th. instruction) is **LDAA 50**. Hand-assemble the LDAA instruction and fill in the blanks (including EA and register A) using **HEX**.

Note: EA is the "effective address", the actual address in memory where the data is loaded from in a "load" instruction (like LDAA, LDX, etc), or where the data is stored in a "store" instruction (like STAA). If no memory is accessed, write "none" for EA.

ADDRESS INSTRUCTION  
 \$0008 LDAA 50  
 EA = \$0032  
 A = \$BB

HEX ADDRESS  
 \$0008  
 \$0009  
 \$000A  
 \$000B

HEX VALUE  
04  
32 (decimal 50)  
00

Repeat the same problem if the "next instruction" is the instruction in "b", "c", "d", "e", or "f", again assuming instructions 1 through 4 have been executed.

b) \$0008 LDX Data7 LDX \$73AB \$0008  
 EA = \$73AB \$0009  
 X = \$E2AA (little endian) \$000A  
 \$000B

0A  
AB  
73

c) \$0008 STAA 38,X 000C 12 \$0008  
 EA = \$0032 26 38 \$0009  
 Value stored = \$22 0032 50 \$000A  
 \$000B

10  
26 (38 decimal)

d) \$0008 LDY #Data7 LDY #73AB \$0008  
 EA = \$0009 \$0009  
 Y = \$73AB \$000A  
 \$000B

09  
AB  
73

e) \$0008 BN \$EF \$0008  
 EA = none \$0009  
 PC after this instruction = \$00EF (D2 is negative) \$000A  
 \$000B

22  
EF


f) \$0008 BEQ \$EF \$0008  
 EA = none \$0009  
 PC after this instruction = \$000A \$000A  
 \$000B

20  
EF

(D2 is not equal to 0)<sup>6</sup>

[10%] **5. EEPROM and SRAM**

You are given as many of the following EEPROM and SRAM devices that you need for the problem below:




You are to implement a 16Kx8 memory module, containing 8Kx8 SRAM, starting in location 0, followed immediately by 8Kx8 EEPROM.

The 16K X 8 memory module should have an "R/-W" input and a "-CE" input.

For ease of grading, draw the 8Kx8 SRAM circuit here (i.e., show the devices & connections):

Draw the 8Kx8 EEPROM circuit here  
(i.e., show the devices & connections):



[15%] 6. **Program Execution** (Use the G-CPU information in the back of the test.)

Given the following program in EPROM memory, fill out the following cycle table that illustrates its execution:

| Addr | Data |
|------|------|
| 0    | 01   |
| 1    | 07   |
| 2    | 01   |
| 3    | 07   |

*TBA*  
*STAB \$0701*

Using the the G-CPU Controller ASM & Block Diagram (at the end of this test), complete the cycle table below. Use as many rows as you need.

| Cycle# | R/-<br>W | Addr<br>Sel1:0 | PC<br>(Hex) | MAR  | A15:0<br>(Hex) | Data<br>(Hex) | IR<br>(Hex) | A<br>(Hex) | B<br>(Hex) |
|--------|----------|----------------|-------------|------|----------------|---------------|-------------|------------|------------|
| 1      | 1        | 00             | 0000        | 0400 | 0000           | 01            | 06          | 32         | 16         |
| 2      | 1        | 00             | 0000        |      | 0000           | 01            | 01          | 32         | 16         |
| 3      | 1        | 00             | 0001        |      | 0001           | 07            | 01          | 16         | 16         |
| 4      | 1        | 00             | 0001        |      | 0001           | 07            | 07          | 16         | 16         |
| 5      | 1        | 00             | 0002        |      | 0002           | 01            | 07          | 16         | 16         |
| 6      | 1        | 00             | 0003        | 0401 | 0003           | 07            | 07          | 16         | 16         |
| 7      | 0        | 01             | 0004        | 0701 | 0701           | 16            | 07          | 16         | 16         |
| 8      |          |                |             |      |                |               |             |            |            |
| 9      |          |                |             |      |                |               |             |            |            |
| 10     |          |                |             |      |                |               |             |            |            |

*TBA**STAB \$0701**MAR connected to addr*

*1 = memory read*  
*0 = memory write*

[15%] 7. **GCPU Assembly Programming** (Use the G-CPU instruction set in back of this test.)

Write an assembly language program using **only** the G-CPU instructions

- There are \$25 bytes already stored in memory starting in Location \$1000
- Your program should go through the \$25 bytes and count the number of "non-zero" bytes (i.e., bytes that are not equal to \$00).
- At the end of the program, Memory Location \$0FFF should contain the count of non-zero bytes.
- To increase your chances of partial credit, comment your program.

~~Important restriction: You have to use REGA as the "loop counter"~~

```
LDAA #$25
STAA $0FFE; init loop count
LDX #$1000; init index
```

```
LDAA #$00
STAA $0FFF } init byte count
```

```
AGAIN: LDAA 0,X ; load next byte
       BEZ NEXT
```


```
LDAA $0FFF
LDAB #$01
SUM-BA
STAA $0FFF } increment byte count
```

```
NEXT: INX
```

```
LDAA $0FFE
LDAB #$FF
SUM-BA
STAA $0FFE } decrement loop count
```

```
BNE AGAIN
```

```
FIN: BRA FIN
```



[16%] **8. Controller (ASM) design for the G-CPU.** (Use the G-CPU block diagram and ASM charts in the back of the test.)

Using the signal names shown in controller G-CPU block diagram in the back of the test, complete the ASM chart (on the next page) to implement the following 3 instructions (**AND\_BA**, **LDAA \$addr**, and **BEQ \$addrL**), including the completion of State A and State B.

**Notes:**

- (1) In each state and conditional output, specify **only the signals that should be true.**
- (2) However, you should use the notation: **MSA=01, MSB=10, MSC=000.**
- (3) The default actions for each state should be specified to **“hold” REGA and REGB and OUT = REGA.**
- (4) For your convenience, the required values for MSA, MSB, and MSC are given below:

**Table 1: Input source MUXs for Registers A and B.**

| MSA1/<br>MSB1 | MSA0/<br>MSB0 | Bus Selected as Input<br>to REGA/REGB |
|---------------|---------------|---------------------------------------|
| 0             | 0             | INPUT Bus                             |
| 0             | 1             | REGA Bus                              |
| 1             | 0             | REGB Bus                              |
| 1             | 1             | OUTPUT Bus                            |

**Table 2: ALU function selection MUX. (MUX C)**

| MSC2:0 | Action                                                                      |
|--------|-----------------------------------------------------------------------------|
| 000    | REGA Bus to OUTPUT Bus                                                      |
| 001    | REGB Bus to OUTPUT Bus                                                      |
| 010    | complement of REGA Bus to OUTPUT Bus                                        |
| 011    | bit wise AND REGA/REGB Bus to OUTPUT Bus                                    |
| 100    | bit wise OR REGA/REGB Bus to OUTPUT Bus                                     |
| 101    | sum of REGA Bus & REGB Bus to OUTPUT Bus                                    |
| 110    | shift REGA Bus left one bit to OUTPUT Bus                                   |
| 111    | shift REGA Bus right one bit to OUTPUT Bus<br><b>without</b> sign extension |

Put the solution on the next page.

## 8 (continued): Put solution here:

Note: This is **NOT** a proper ASM. Only true signals should be in the rectangles and ovals.

