



Mux A, Mux B, Reg A, Reg B Block




Mux C Block



MSC3:0	Selection
0000	REGA
0001	REGB
0010	Sum(A,B)
0011	AND(A,B)
0100	OR(A,B)
0101	COMA
0110	COMB
0111	SHFA_Left
1000	SHFA_Right
1001	SHFB_Left
1010	SHFB_Right

Sum & Carry Flag Generation


Input & Output Signals




Debug Signals




AND Generation




OR Generation



Negate A



Negate B



Z & N Flag Generation

