

CPLD Header Pinouts on UP-2 Board

						<i>GCLR</i>	<i>GCLK</i>		<i>dp2</i>	<i>g2</i>	<i>f2</i>
11	9	7	5	3	1	83	81	79	77	75	
X	10	8	6	4	2	84	82	80	78	76	
						<i>D_IN</i>	<i>GOE</i>				<i>e2</i>

	12	13
<i>TOI</i>	14	15
	16	17
	18	19
	20	21
	22	23
	24	25
	26	27
	28	29
	30	31
	32	X

TMS

MAX7000S CPLD Prototyping Pinouts on UP-2 (EPM7128S)

	X	74	<i>d2</i>
<i>c2</i>	73	72	
<i>TDO</i>	71	70	<i>b2</i>
<i>a2</i>	69	68	<i>dp1</i>
<i>g1</i>	67	66	
<i>f1</i>	65	64	<i>e1</i>
<i>d1</i>	63	62	<i>TCK</i>
<i>c1</i>	61	60	<i>b1</i>
	59	58	<i>a1</i>
	57	56	
	55	54	

34	36	38	40	42	44	46	48	50	52	X
33	35	37	39	41	43	45	47	49	51	53

P1		P2		P3		P4	
Outside	Inside	Outside	Inside	Outside	Inside	Outside	Inside
75	76	12	13	33	34	54	55
77	78	14	15	35	36	56	57
79	80	16	17	37	38	58	59
81	82	18	19	39	40	60	61
83	84	20	21	41	42	62	63
1	2	22	23	43	44	64	65
3	4	24	25	45	46	66	67
5	6	26	27	47	48	68	69
7	8	28	29	49	50	70	71
9	10	30	31	51	52	72	73
11	X	32	X	53	X	74	X

Note to Table 3:

- (1) Inside refers to the row of female headers closest to the device; outside refers to the row of female headers furthest from the device.

CPLD Header Pinouts on UP-2 Board

Pinouts for MAX_EXPANSION Side Header

MAX_EXPANSION Signal Names & Device Connections			
Hole #	Signal/Pin	Hole #	Signal/Pin
1	RAW	2	GND
3	VCC	4	GND
5	VCC	6	GND
7	No Connect	8	No Connect
9	No Connect	10	No Connect
11	No Connect	12	GCLRn/1
13	OE1/84	14	OE2/GCLK2/2
15	4	16	5
17	6	18	8
19	9	20	10
21	11	22	12
23	15	24	16
25	17	26	18
27	20	28	21
29	22	30	24
31	25	32	27
33	28	34	29
35	30	36	31
37	33	38	34
39	35	40	36
41	37	42	39
43	40	44	41
45	44	46	45
47	46	48	48
49	49	50	50
51	51	52	52
53	54	54	55
55	56	56	57
57	VCC	58	GND
59	VCC	60	GND

Note: What is shown is blue are corrections from the erroneous info in the UP-2 manual. Thanks Casey!