library ieee;
use ieee.std_logic_1164.all;
entity AND2 is port(
	A,B:	in std_logic;
	X: 	out std_logic);
end AND2;

architecture behavior of AND2 is
begin
	X <= A and B;
end behavior;