

# divide.asm

```

1; divide.asm
2; Description:
3;   16 and 32 bit unsigned divide routines using the SUBCU instruction
4;
5;   DIVIDE32 = 32 bit divide routine
6;       Call routine with: XAR0 = Numerator
7;                           XAR1 = Denominator
8;       Returns:           XAR2 = Remainder
9;                           XAR3 = Quotient
10;   DIVIDE =   Call routine with: AR0 = Numerator
11;                           AR1 = Denominator
12;       Returns:           AR2 = Remainder
13;                           AR3 = Quotient
14;*****
15; Begin Program:
16     .global      _c_int00
17 WDCR     .set 0x7029      ; Watchdog Control Register
18
19     .text
20 _c_int00:
21
22     EALLOW      ; Allow writes to GPIO regs (and others)
23
24     SETC        objmode   ; Allows 32 bit operations
25
26     MOV         AR0, #WDCR ; Disable watchdog timer
27     MOV         AR1, #0x68 ;
28     MOV         *AR0, AR1  ;
29
30     MOV         SP, #0x0400 ; Initialize Stack Pointer
31
32 MAINLOOP:
33     ; 32 bit divide: 1,000,000/503 = 1988 (0x7C4)  r.36 (0x24)
34
35     MOVL        XAR0, #1000000 ; Numerator32 = 1,000,000 (0xF4240)
36     MOVL        XAR1, #503     ; Den32 = 503 (0x1F4)
37     LC          DIVIDE32
38
39     MOVL        XAR4, XAR2      ; save 32bit remainder (0x24=36) in XAR4
40     MOVL        XAR5, XAR3      ; save 32bit quotient (0x7C4=1988) in XAR5
41
42     ;16bit divide: 65,000 / 503 = 129 (0x 81)  r. 113 (0x71)
43
44     MOV         AR0, #65000     ; Numerator32 = 65,000 (0xFDE8)
45     MOV         AR1, #503       ; Den32 = 503 (0x1F4)
46     LC          DIVIDE
47
48     ; Quotient (0x81=129) is in AR3
49     ; Remainder (0x71=113) is in AR2
50 WAIT
51     B           WAIT, UNC
52;*****
52; Call with the following
53;   XAR0 = Numerator
54;   XAR1 = Denominator
55; Return with the following
56;   XAR2 = Remainder
57;   XAR3 = Quotient

```

# divide.asm

```

58 DIVIDE32:
59     PUSH    AL           ; preserve ACC
60     PUSH    AH           ;
61     PUSH    PL           ; preserve P
62     PUSH    PH           ;
63
64     MOVB    ACC, #0       ; Zero ACC
65     MOVL    P, XAR0       ; Load P register with Num32
66     RPT     #31          ; Repeat operation 32 times
67     ||SUBCUL ACC, XAR1    ; Conditional subtract with Den32
68     MOVL    XAR2, ACC     ; Store 32 bit remainder in XAR2
69     MOVL    XAR3, P       ; Store 32 bit quotient in XAR3
70     POP     PH           ; Restore P
71     POP     PL           ;
72     POP     AH           ; Restore ACC
73     POP     AL           ;
74
75     LRET
76 ;END OF DIVIDE
77 ;*****
78 ; Call with the following
79 ;   AR0 = Numerator
80 ;   AR1 = Denominator
81 ; Return with the following
82 ;   AR2 = Remainder
83 ;   AR3 = Quotient
84 DIVIDE:
85
86     PUSH    AL           ; preserve ACC
87     PUSH    AH           ;
88     MOVU    ACC, AR0      ; AL = 16 bit Numerator, AH = 0
89     RPT     #15          ; Repeat operation 16 times
90     ||SUBCU  ACC, AR1     ; Conditional subtract with Denominator
91     MOV     AR2, AH       ; Store remainder in AR2
92     MOV     AR3, AL       ; Store quotient in AR3
93
94     POP     AH           ; Restore ACC
95     POP     AL           ;
96
97     LRET
98 ;END OF DIVIDE
99 ;*****
100 SETUP_CPU:
101     EALLOW                ; Allow writes to GPIO regs (and others)
102
103     SETC    objmode        ; Allows 32 bit operations
104
105     MOV     AR0, #WDCR     ; Disable watchdog timer
106     MOV     AR1, #0x68    ;
107     MOV     *AR0, AR1     ;
108
109     LRET                  ;Return
110 ;END OF SETUP_CPU
111

```