So You've Decided to Learn The 68HC12

A documentation of the 4744v1.4 Development Kit Board

12/10/01 University of Florida Scott Kanowitz

Background

The SKPO 4744v1.4 Development Kit board was developed by Scott Kanowitz and Patrick O'Malley at the University of Florida for use in the 4744 lab section. The board integrates the 68HC12B32 with a ROM and CPLD. All control signals are brought out to headers for wire wrapping or debugging.

Jumpers and Headers

This section has a detailed description of the useful jumpers and headers on the board as well as their functions.




Fig 1. Header labels and board architecture

J1 (ROM OE) – J1 connects the ROM's output enable signal (OE) to the CPLD via pin 26 on the CPLD. If this jumper is removed, the ROM's OE signal is left floating.

J20 (BKGD) – J20 Connects the BKGD pin to ground putting the board into special modes for BDM control. After reset this jumper must be removed to use the BDM header.

J14 (BDM) – J14 is the Background Debug Mode (BDM) header from the 68HC12. It is the standard BDM header as defined by Motorola.

J19 (Vfp) – J19 connects the Vfp pin on the 68HC12 to the 12V header to supply the flash programming voltage. This jumper can only be used if a 12V supply is available.

J9 (MOD A) – J9 is the Mode A input to the 68HC12. This jumper has no function since board errors have forced this header to be tied to +5V putting the HC12 in expanded narrow mode.

J8 (MOD B) – J8 is the Mode B input to the 68HC12. This jumper should not be used since it was wired incorrectly making it useless. If left alone the board will be in expanded narrow mode.

J2 (JTAG) – J2 is the JTAG header for the CPLD. This is the standard JTAG programming header.

J11 (5V) – J11 is the input for a regulated 5V power source. <u>To use this as a power input, jumper J7 (PS) must be removed.</u>

J10 (12V) – J10 is the input for an unregulated 7-12V input. <u>To use this as a power input,</u> jumper J7 (PS) must be connected.

J7 (PS) – J7 allows the user to select between which power input will be used. If an unregulated power source is used through J10, J7 must be connected. If a regulated 5V power source is used through J11, J7 must be disconnected.

| Power Source | J7 |
|--------------------|-------------|
| Reg 5V on J11 | Unconnceted |
| Unreg 7-12V on J10 | Connected |

Fig 2. Jumper J7 selections

J5 (**CPLD Jumpers**) – **J5** contains a variety of control signals to connect to the CPLD. Each signal is labeled on the board next to the pin it controls. When the jumpers are connected the signals are connected to the CPLD pins according to figure 3. All the address signals come from the latched address source, they are not the raw address signals.

| Pin Signal | CPLD Pin |
|------------|----------|
| DBE | 21 |
| A12 | 20 |
| A13 | 19 |
| A14 | 18 |
| A15 | 17 |
| Reset | 16 |
| R/W | 14 |
| ECLK | 12 |
| XIRQ | 11 |
| IRQ | 9 |

Fig 3. Header J5 selections

J3 (CPLD Input) – J3 contains the CPLD input pins 1, 2, 43, and 44.

J18 (Port P) – J18 contains the 6812's port W pins. This port is also referred to as port W in some Motorola documentation.

J4 (Port AD) – J4 contains the 6812's analog-to-digital port, Port AD.

J22 (Port T) – J22 contains the 6812's Port T.

J6 (Cntl Sigs) – J6 contains some commonly used bus control signals. The pinout of this header is shown in figure 4.




Fig 4. Header J6 pinout

J17 (Latched Address) – J17 contains the 16 bit latched address output from the 74374's.

J30 (Data) – J30 contains the 8 bit data I/O pins from the 68HC12. This header is not buffered and is connected directly to the 68HC12, therefore it also contains the raw upper 8 bit address.

J16 (CPLD I/O) – J16 contains all the CPLD I/O lines for general purpose use.

J31 (Port S) – J31 contains the 68HC12's Port S.


J32 (Port DLC) – J32 contains the 68HC12's Port DLC.


General Hints and Tips


- When the 68HC12 is reset into any normal mode the COP watchdog timer is automatically enabled. To disable it write \$00 to the COPCTL register at address \$0016.
- When the 68HC12 is reset into any normal mode the R/W disabled externally and the pin is pulled high. To enable the R/W signal write \$04 to the PEAR register at address \$000A

Appendix

Attached to this document are schematic sheets 1, 2, and 3, and the bill of material for the PCB. Sheet 1 contains the core of the board including the 6812, latches, and MAX 232 RS-232 driver. Sheet 2 contains the ROM and CPLD connections. Sheet 3 contains all the wire wrap area headers and their pinouts.







| Comment | Designators |
|------------------------|-------------|
| 0.1uF | C8 |
| 0.1uF | C7 |
| 0.1uF | C6 |
| 0.1uF | C5 |
| 0.1uF | C4 |
| 0.1uF | |
| 0.1uF | C3 C2 |
| | |
| 0.1uF | C13 |
| 10uF | C1 |
| 12V in | J10 |
| 1K | R8 |
| 1K | R5 |
| 1K | R4 |
| 1K | R3 |
| 1K | R2 |
| 1K | R1 |
| 1M | R6 |
| 1uF | C12 |
| 1uF | C11 |
| 1uF | C10 |
| 1uF | C9 |
| 28C64/28C256 EEPROM | U1 |
| 4.7K | R9 |
| 4.7K | R7 |
| 5V in | J11 |
| 74F374 | U7 |
| 74F374 | U6 |
| ALTERA EPM7032S (PLCC) | U2 |
| BDM | J14 |
| BKGD | J20 |
| Control Signals | J6 |
| CPLD I/O | J16 |
| CPLD Input Sigs | J3 |
| CPLD Jumpers | J5 |
| Data Bus | J30 |
| DB9 | J13 |
| ECS_OSC | X1 |
| JTAG | J2 |
| Latched Address | J17 |
| LED | J12 |
| LM7805 5V REG | U5 |
| M68HC12B32 (QFP) | U4 |
| MAX232CPE(16) | U16 |
| MC34064 | U3 |
| MODA | J9 |
| MODB | J8 |
| Port AD | J6 J4 |
| | |
| Port DLC | J32 |
| Port P | J18 |

| Port S | J31 |
|--------------|-----|
| Port T | J22 |
| Power Select | J7 |
| ROM OE | J1 |
| SW-PB | S1 |
| VCC Header | J15 |
| Vfp | J19 |