


.

Figure 6.21 Models of memories.

ł

!



Operation	CE	WE
Disable RAM	F(H)	X
Read	T(L)	F(H)
Write	T(L)	T(L)
Where F: false T: true X: don't care		


- L: low


H: high


(a) A model of static RAM

Figure 6.22 Static RAM.

(b) Operations








(b) Realization with two $1K \times 4$ RAMs

Figure 6.24 Realization of a $1K \times 8$ RAM.

200

٠




(a) Block diagram of a $2K \times 4$ RAM



•

•

٠




(b) Realization with two $1K \times 4$ RAMs


Figure 6.25 Realization of a $2K \times 4$ RAM.

 $\xrightarrow{n} ADDRESS \\ \xrightarrow{m} DATA \\ \xrightarrow{m} OKE \\ \xrightarrow{m$

(a) Block diagram of a RAM



· ·



· - ·*

(c) Timing diagram for a memory write cycle Figure 6.26 Memory read and memory write cycles.

يو الاستوار




Figure 6.31 Basic operations for a dynamic RAM.

6.5/MEMORIES

-





Figure 6.27 A model of a read-only memory under normal operation.

· · · ·

.



(a) Block diagram of the 2716 EPROM Figure 6.29 The 2716 EPROM.


.

2716 EPROM


(b) Table of operations

..

1



(b) Truth table



(c) ROM realization

Figure 6.28 ROM realization of a BCD-to-7-segment converter.