

LECTURE #9: Adders, Comparators, and ALU's

EEL 3701: Digital Logic and Computer Systems

Based on lecture notes by Dr. Eric M. Schwartz

Adders:


-Adding 2-bits (2 input lines)

-4 possible combos: $0+0=0$, $0+1=1$, $1+0=1$, $1+1=10$

-Requires 2 output bits: "Sum" and "Carry."

X	Y	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = \overline{X}Y + X\overline{Y} = X \oplus Y, \text{Carry} = XY$$



-Half adders "carry out" but do not allow for "carry in" values.

Sum (S)		
XYC _{in}	0	1
00	0	1
01	1	0
11	0	1
10	1	0

$$S = \overline{X} \overline{Y} C_{in} + \overline{X} Y \overline{C}_{in} + X \overline{Y} \overline{C}_{in} + X Y C_{in}$$

$$S = (\overline{X} \overline{Y} + X Y) C_{in} + (\overline{X} Y + X \overline{Y}) \overline{C}_{in}$$

$$S = (\overline{X} \oplus \overline{Y}) C_{in} + (X \oplus Y) \overline{C}_{in}$$

$$S = X \oplus Y \oplus C_{in}$$

C _{out}		
XYC _{in}	0	1
00	0	0
01	0	1
11	1	1
10	0	1

$$C_{out} = XY + X C_{in} + Y C_{in}$$


$$C_{out} = XY + X \overline{Y} C_{in} + \overline{X} Y C_{in}$$

$$C_{out} = XY + (X \overline{Y} + \overline{X} Y) C_{in}$$

$$C_{out} = XY + (X \oplus Y) C_{in}$$


Note: The first equation under C_{out} can be implemented directly with AND and OR gates.

Note 2: The second equation under C_{out} can be constructed simply by not fully reducing the equation from the K-map.



Note: This is made from 2 half adders and an OR gate.
Recall: XOR's can be created from other logic gates.

-How do we add larger numbers?



Ripple-Carry 4-Bit Adder

-When adding 1111 to 0001 the carry takes a long time to propagate.
-Many adders have "Fast Carry" or "Look-Ahead Carry" to handle this.

Subtractors:

-Similar to adders but have a "borrow" bit rather than a "carry" bit.

Difference (D)

JK <i>B_i</i>	0	1
00	0	1
01	1	0
11	0	1
10	1	0

$$D = J \oplus K \oplus B_i$$

Adder: $Sum = X \oplus Y \oplus C_i$

Borrow (*B_{i+1}*)

JK <i>B_i</i>	0	1
00	0	1
01	1	1
11	0	1
10	0	0

$$B_{i+1} = \bar{J}K + \bar{J}B_i + KB_i$$

Adder: $Carry = XY + XC_i + YC_i$


Letting $X = \bar{J}, Y = K, C_i = B_i$ and substituting into the adder equation:

$$\begin{aligned} Sum &= \bar{J} \oplus K \oplus B_i & Carry &= \bar{J}K + \bar{J}B_i + KB_i = B_{i+1} \\ \overline{Sum} &= J \oplus K \oplus B_i \\ \overline{Sum} &= D \end{aligned}$$

Aside: Proof that $\bar{Z} = X \oplus Y \leftrightarrow Z = \bar{X} \oplus \bar{Y}$:


$$\begin{aligned} 1: Z &= \bar{X} \oplus \bar{Y} & 5: \bar{Z} &= (X + Y)(\bar{X} + \bar{Y}) \\ 2: Z &= \bar{X} \bar{Y} + XY & 6: \bar{Z} &= X\bar{X} + X\bar{Y} + \bar{X}Y + Y\bar{Y} \\ 3: \bar{Z} &= \overline{\bar{X} \bar{Y} + XY} & 7: \bar{Z} &= X\bar{Y} + \bar{X}Y \\ 4: \bar{Z} &= \overline{\bar{X} \bar{Y}} + \overline{XY} & 8: \bar{Z} &= X \oplus Y \end{aligned}$$

Therefore, we can use a full adder to create a full subtractor:



Magnitude Comparators:

- Input: Two binary numbers (A and B).
- Output: Three signals indicating $A > B$, $A = B$, and $A < B$.



2-Bit Magnitude Comparator

A ₁	A ₀	B ₁	B ₀	A>B	A=B	A<B
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

A > B

$A_1A_0 \setminus B_1B_0$	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0

$$(A > B) = A_1\bar{B}_1 + A_0\bar{B}_1\bar{B}_0 + A_1A_0\bar{B}_0$$

A = B

$A_1A_0 \setminus B_1B_0$	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1


$$(A = B) = \bar{A}_1\bar{A}_0\bar{B}_1\bar{B}_0 + \bar{A}_1A_0\bar{B}_1B_0 + A_1\bar{A}_0B_1\bar{B}_0 + A_1A_0B_1B_0$$

Note: This equation is not reducible.

A < B

$A_1A_0 \setminus B_1B_0$	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0

$$(A < B) = \bar{A}_1B_1 + \bar{A}_1\bar{A}_0B_0 + \bar{A}_0B_1B_0$$



2-Bit Magnitude Comparator

(Figure 4.7 from *Fundamentals of Computer Engineering: Logic Design and Microprocessors* by Lam, O'Malley, and Arroyo)

-Comparing 4-bit numbers:

-Requires a $2^4 \times 2^4 = 256$ square K-map

-Can use two 2-bit comparators and basic logic


Arithmetic Logic Units (ALU's):

-ALU's are combinational logic circuits that perform basic calculations including:

- 1) Arithmetic operations (addition, subtraction, etc.)
- 2) Logic operations (OR, AND, complement, etc.).

-ALU's are LSI because they can perform many MSI functions.

-ALU's are at the core of CPU's (Central Processing Units)




(a) Active-high view

Selection					Active-high data		
					M = L; Arithmetic operations		
S3	S2	S1	S0	M = H logic functions	C _n = H (no carry)	C _n = L (with carry)	
L	L	L	L	$F = \bar{A}$	$F = A$	$F = A \text{ PLUS } 1$	
L	L	L	H	$F = \overline{A + B}$	$F = A + B$	$F = (A + B) \text{ PLUS } 1$	
L	L	H	L	$F = \bar{A}B$	$F = A + \bar{B}$	$F = (A + \bar{B}) \text{ PLUS } 1$	
L	L	H	H	$F = 0$	$F = \text{MINUS } 1 \text{ (2's COMP)}$	$F = \text{ZERO}$	
L	H	L	L	$F = \overline{AB}$	$F = A \text{ PLUS } \overline{AB}$	$F = A \text{ PLUS } \overline{AB} \text{ PLUS } 1$	
L	H	L	H	$F = \bar{B}$	$F = (A + B) \text{ PLUS } \overline{AB}$	$F = (A + B) \text{ PLUS } \overline{AB} \text{ PLUS } 1$	
L	H	H	L	$F = A \oplus B$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B$	
L	H	H	H	$F = A\bar{B}$	$F = \overline{AB} \text{ MINUS } 1$	$F = \overline{AB}$	
H	L	L	L	$F = \overline{A + B}$	$F = A \text{ PLUS } AB$	$F = A \text{ PLUS } AB \text{ PLUS } 1$	
H	L	L	H	$F = \overline{A \oplus B}$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B \text{ PLUS } 1$	
H	L	H	L	$F = B$	$F = (A + \bar{B}) \text{ PLUS } AB$	$F = (A + \bar{B}) \text{ PLUS } AB \text{ PLUS } 1$	
H	L	H	H	$F = AB$	$F = AB \text{ MINUS } 1$	$F = AB$	
H	H	L	L	$F = 1$	$F = A \text{ PLUS } A$	$F = A \text{ PLUS } A \text{ PLUS } 1$	
H	H	L	H	$F = A + \bar{B}$	$F = (A + B) \text{ PLUS } A$	$A = (A + B) \text{ PLUS } A \text{ PLUS } 1$	
H	H	H	L	$F = A + B$	$F = (A + \bar{B}) \text{ PLUS } A$	$F = (A + \bar{B}) \text{ PLUS } A \text{ PLUS } 1$	
H	H	H	H	$F = A$	$F = A \text{ MINUS } 1$	$F = A$	

74'181 Arithmetic Logic Unit

(Figure 6.1a, b from *Fundamentals of Computer Engineering: Logic Design and Microprocessors* by Lam, O'Malley, and Arroyo)

Note: Some of these functions may not be very useful. They just happen to be the resulting output of the ALU. Perhaps some of these outputs were treated as "Don't Cares" during design and implementation of this circuit.



(c) Active-low view

Selection				Active-low data		
				M = H logic functions	M = L; Arithmetic operations	
S3	S2	S1	S0		C _n = L (no carry)	C _n = H (with carry)
L	L	L	L	$F = \bar{A}$	F = A MINUS 1	F = A
L	L	L	H	$F = \overline{AB}$	F = AB MINUS 1	F = AB
L	L	H	L	$F = \bar{A} + B$	F = \overline{AB} MINUS 1	F = \overline{AB}
L	L	H	H	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	H	L	L	$F = \overline{A + B}$	F = A PLUS (A + \bar{B})	F = A PLUS (A + \bar{B}) PLUS 1
L	H	L	H	F = B	F = AB PLUS (A + \bar{B})	F = AB PLUS (A + \bar{B}) PLUS 1
L	H	H	L	$F = \overline{A \oplus B}$	F = A MINUS B MINUS 1	F = A MINUS B
L	H	H	H	$F = A + \bar{B}$	F = A + \bar{B}	F = (A + \bar{B}) PLUS 1
H	L	L	L	$F = \overline{AB}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
H	L	L	H	$F = A \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1
H	L	H	L	F = B	F = \overline{AB} PLUS (A + B)	F = \overline{AB} PLUS (A + B) PLUS 1
H	L	H	H	F = A + B	F = (A + B)	F = (A + B) PLUS 1
H	H	L	L	F = 0	F = A PLUS A	F = A PLUS A PLUS 1
H	H	L	H	$F = \overline{AB}$	F = AB PLUS A	F = AB PLUS A PLUS 1
H	H	H	L	F = AB	F = \overline{AB} PLUS A	F = \overline{AB} PLUS A PLUS 1
H	H	H	H	F = A	F = A	F = A PLUS 1

74'181 Arithmetic Logic Unit

(Figure 6.1c, d from *Fundamentals of Computer Engineering: Logic Design and Microprocessors* by Lam, O'Malley, and Arroyo)

If the ALU receives an instruction to complement A, the system must:

- 1) Connect register A to the correct ALU input
- 2) Send the correct control signals to the ALU
(i.e. M = H, S₃ = L, S₂ = L, S₁ = L, S₀ = L)
- 3) Delay long enough for ALU to process the result properly
- 4) Load the ALU output into register A