




INSTRUCTIONS, ADDRESSING MODES, AND EXECUTION TIMES

Source Forms	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal) Opcode	Operand(s)	Bytes	Cycles	Condition Codes							
								S	X	H	I	N	Z	V	C
ABA	Add Accumulators	$A + B \rightarrow A$	INH	1B		1	2	--	Δ	--	Δ	Δ	Δ	Δ	
ABX	Add B to X	$DX + 00B \rightarrow DX$	INH	3A		1	3	--	--	--	--	--	--	--	
ABY	Add B to Y	$HY + 00B \rightarrow HY$	INH	1B 3A		2	4	--	--	--	--	--	--	--	
ADCA (opr)	Add with Carry to A	$A + M + C \rightarrow A$	A IMM A DIR A EXT A IND,X A IND,Y	89 i 99 dd B9 hh i A9 ff 18 A9 ff		2 2 3 2 3	2 3 4 4 5	--	Δ	--	Δ	Δ	Δ	Δ	
ADCB (opr)	Add with Carry to B	$B + M + C \rightarrow B$	B IMM B DIR B EXT B IND,X B IND,Y	C9 i D9 dd F9 hh i E9 ff 18 E9 ff		2 2 3 2 3	2 3 4 4 5	--	Δ	--	Δ	Δ	Δ	Δ	
ADDA (opr)	Add Memory to A	$A + M \rightarrow A$	A IMM A DIR A EXT A IND,X A IND,Y	8B i 9B dd BB hh i AB ff 18 AB ff		2 2 3 2 3	2 3 4 4 5	--	Δ	--	Δ	Δ	Δ	Δ	

Source Forms	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal) Opcode	Operand(s)	Bytes	Cycles	Condition Codes							
								S	X	H	I	N	Z	V	C
ADOB (opr)	Add Memory to B	$B + M \rightarrow B$	B IMM B DIR B EXT B IND,X B IND,Y	C8 i D8 dd F8 hh i E8 ff 18 E8 ff		2 2 3 2 3	2 3 4 4 5	--	Δ	--	Δ	Δ	Δ	Δ	
ADOD (opr)	Add 16-Bit to D	$D + M:M + 1 \rightarrow D$	IMM DIR EXT IND,X IND,Y	C3 i kk D3 dd F3 hh i E3 ff 18 E3 ff		3 2 3 2 3	4 5 6 6 7	--	--	--	Δ	Δ	Δ	Δ	
ANDA (opr)	AND A with Memory	$A \cdot M \rightarrow A$	A IMM A DIR A EXT A IND,X A IND,Y	84 i 94 dd B4 hh i A4 ff 18 A4 ff		2 2 3 2 3	2 3 4 4 5	--	--	--	Δ	Δ	0	--	
ANDB (opr)	AND B with Memory	$B \cdot M \rightarrow B$	B IMM B DIR B EXT B IND,X B IND,Y	C4 i D4 dd F4 hh i E4 ff 18 E4 ff		2 2 3 2 3	2 3 4 4 5	--	--	--	Δ	Δ	0	--	

ASL (opr)	Arithmetic Shift Left		EXT IND,X IND,Y A INH B INH	78 hh i 68 ff 18 68 ff 48 58		3 2 3 1 1	6 6 7 2 2	--	--	--	Δ	Δ	Δ	Δ
ASLD	Arithmetic Shift Left Double		INH	05		1	3	--	--	--	Δ	Δ	Δ	Δ
ASR (opr)	Arithmetic Shift Right		EXT IND,X IND,Y A INH B INH	77 hh i 67 ff 18 67 ff 47 57		3 2 3 1 1	6 6 7 2 2	--	--	--	Δ	Δ	Δ	Δ
BCC (rel)	Branch if Carry Clear	?C = 0	REL	24 π		2	3	--	--	--	--	--	--	--
BCLR (opr) (mask)	Clear Bit(s)	$M \cdot (mm) \rightarrow M$	DIR IND,X IND,Y	15 dd mm 1D ff mm 18 1D ff mm		3 3 4	6 7 8	--	--	--	Δ	Δ	0	--
BCS (rel)	Branch if Carry Set	?C = 1	REL	25 π		2	3	--	--	--	--	--	--	--
BEQ (rel)	Branch if = Zero	?Z = 1	REL	27 π		2	3	--	--	--	--	--	--	--
BGE (rel)	Branch if ≥ Zero	?N ⊕ V = 0	REL	2C π		2	3	--	--	--	--	--	--	--
BGT (rel)	Branch if > Zero	?Z + (N ⊕ V) = 0	REL	2E π		2	3	--	--	--	--	--	--	--
BH (rel)	Branch if Higher	?C + Z = 0	REL	22 π		2	3	--	--	--	--	--	--	--
BHS (rel)	Branch if Higher or Same	?C = 0	REL	24 π		2	3	--	--	--	--	--	--	--

Source Forms	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal)		Bytes	Cycles	Condition Codes							
				Opcode	Operand(s)			S	X	H	I	N	Z	V	C
BITA (opr)	Bit(s) Test A with Memory	A • M	A IMM	85	i	2	2	---	---	Δ	Δ	0	---	---	
			A DIR	95	dd	2	3	---	---	Δ	Δ	0	---		
			A EXT	B5	hh	3	4	---	---	Δ	Δ	0	---		
			A IND,X	A5	ff	2	4	---	---	Δ	Δ	0	---		
			A IND,Y	18 A5	ff	3	5	---	---	Δ	Δ	0	---		
BITB (opr)	Bit(s) Test B with Memory	B • M	B IMM	C5	i	2	2	---	---	Δ	Δ	0	---		
			B DIR	D5	dd	2	3	---	---	Δ	Δ	0	---		
			B EXT	F5	hh	3	4	---	---	Δ	Δ	0	---		
			B IND,X	E5	ff	2	4	---	---	Δ	Δ	0	---		
			B IND,Y	18 E5	ff	3	5	---	---	Δ	Δ	0	---		
BLE (ref)	Branch if ≤ Zero	? Z + (N ⊕ V) = 1	REL	2F	rr	2	3	---	---	---	---	---	---		
BLO (ref)	Branch if Lower	? C = 1	REL	25	rr	2	3	---	---	---	---	---			
BLS (ref)	Branch if Lower or Same	? C + Z = 1	REL	23	rr	2	3	---	---	---	---	---			
BLT (ref)	Branch if < Zero	? N ⊕ V = 1	REL	2D	rr	2	3	---	---	---	---	---			
BNM (ref)	Branch if Minus	? N = 1	REL	2B	rr	2	3	---	---	---	---	---			
BNE (ref)	Branch if Not = Zero	? Z = 0	REL	26	rr	2	3	---	---	---	---	---			
BPL (ref)	Branch if Plus	? N = 0	REL	2A	rr	2	3	---	---	---	---	---			
BRA (ref)	Branch Always	? 1 = 1	REL	20	rr	2	3	---	---	---	---	---			

BRCLR (opr) (msk) (ref)	Branch if Bit(s) Clear	? M • mm = 0	DIR IND,X IND,Y	13 1F 18 1F	dd ff ff	mm mm mm	rr rr rr	4 4 5	6 7 8	---	---	---	---	---	---	
BRM (ref)	Branch Never	? 1 = 0	REL	21	rr			2	3	---	---	---	---	---	---	
BRSET (opr) (msk) (ref)	Branch if Bit(s) Set	? (M) • mm = 0	DIR IND,X IND,Y	12 1E 18 1E	dd ff ff	mm mm mm	rr rr rr	4 4 5	6 7 8	---	---	---	---	---	---	
BSET (opr) (msk)	Set Bit(s)	M • mm → M	DIR IND,X IND,Y	14 1C 18 1C	dd ff ff	mm mm mm	rr rr rr	3 3 4	6 7 8	---	---	Δ	Δ	0	---	
BSR (ref)	Branch to Subroutine	See Special Ops	REL	80	rr			2	6	---	---	---	---	---	---	
BVC (ref)	Branch if Overflow Clear	? V = 0	REL	28	rr			2	3	---	---	---	---	---	---	
BVS (ref)	Branch if Overflow Set	? V = 1	REL	29	rr			2	3	---	---	---	---	---	---	
CBA	Compare A to B	A - B	INH	11				1	2	---	---	Δ	Δ	Δ	Δ	
CLC	Clear Carry Bit	0 → C	INH	0C				1	2	---	---	---	---	---	0	
CLI	Clear Interrupt Mask	0 → I	INH	0E				1	2	---	---	0	---	---	---	
CLR (opr)	Clear Memory Byte	0 → M	EXT IND,X IND,Y	7F 6F 18 6F	hh ff ff			3 2 3	6 6 7	---	---	---	0	1	0	0
CLRA	Clear Accumulator A	0 → A	A INH	4F				1	2	---	---	---	0	1	0	0

Source Forms	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal)		Bytes	Cycles	Condition Codes								
				Opcode	Operand(s)			S	X	H	I	N	Z	V	C	
CLRB	Clear Accumulator B	0 → B	B INH	5F				1	2	---	---	---	0	1	0	0
CLV	Clear Overflow Flag	0 → V	INH	0A				1	2	---	---	---	0	1	0	0
CMPA (opr)	Compare A to Memory	A - M	A IMM	81	i	2	2	---	---	Δ	Δ	Δ	Δ	Δ	Δ	
			A DIR	91	dd	2	3	---	---	Δ	Δ	Δ	Δ	Δ		
			A EXT	B1	hh	3	4	---	---	Δ	Δ	Δ	Δ	Δ		
			A IND,X	A1	ff	2	4	---	---	Δ	Δ	Δ	Δ	Δ		
			A IND,Y	18 A1	ff	3	5	---	---	Δ	Δ	Δ	Δ	Δ		
CMPB (opr)	Compare B to Memory	B - M	B IMM	C1	i	2	2	---	---	Δ	Δ	Δ	Δ	Δ		
			B DIR	D1	dd	2	3	---	---	Δ	Δ	Δ	Δ	Δ		
			B EXT	F1	hh	3	4	---	---	Δ	Δ	Δ	Δ	Δ		
			B IND,X	E1	ff	2	4	---	---	Δ	Δ	Δ	Δ	Δ		
			B IND,Y	18 E1	ff	3	5	---	---	Δ	Δ	Δ	Δ	Δ		
COM (opr)	1's Complement Memory Byte	\$FF - M → M	EXT	73	hh	3	6	---	---	Δ	Δ	0	1	---		
			IND,X	63	ff	2	6	---	---	Δ	Δ	0	1	---		
			IND,Y	18 63	ff	3	7	---	---	Δ	Δ	0	1	---		
COMA	1's Complement A	\$FF - A → A	A INH	43			1	2	---	---	Δ	Δ	0	1		
COMB	1's Complement B	\$FF - B → B	B INH	53			1	2	---	---	Δ	Δ	0	1		
CPD (opr)	Compare D to Memory 16-Bit	D - M: M + 1	IMM	1A 83	kk	4	5	---	---	Δ	Δ	Δ	Δ	Δ		
			DIR	1A 93	dd	3	6	---	---	Δ	Δ	Δ	Δ	Δ		
			EXT	1A B3	hh	4	7	---	---	Δ	Δ	Δ	Δ	Δ		
			IND,X	1A A3	ff	3	7	---	---	Δ	Δ	Δ	Δ	Δ		
			IND,Y	18 A3	ff	4	7	---	---	Δ	Δ	Δ	Δ	Δ		

CPX (opr)	Compare X to Memory 16-Bit	X - M: M + 1	IMM	8C	kk	3	4	---	---	Δ	Δ	Δ	Δ	Δ
			DIR	9C	dd	2	5	---	---	Δ	Δ	Δ	Δ	Δ
			EXT	BC	hh	3	6	---	---	Δ	Δ	Δ	Δ	Δ
			IND,X	AC	ff	2	6	---	---	Δ	Δ	Δ	Δ	Δ
			IND,Y	18 AC	ff	3	7	---	---	Δ	Δ	Δ	Δ	Δ
CPY (opr)	Compare Y to Memory 16-Bit	Y - M: M + 1	IMM	18 8C	kk	4	5	---	---	Δ	Δ	Δ	Δ	Δ
			DIR	18 9C	dd	3	6	---	---	Δ	Δ	Δ	Δ	Δ
			EXT	18 BC	hh	4	7	---	---	Δ	Δ	Δ	Δ	Δ
			IND,X	1A AC	ff	3	7	---	---	Δ	Δ	Δ	Δ	Δ
			IND,Y	18 AC	ff	4	7	---	---	Δ	Δ	Δ	Δ	Δ
DAA	Decimal Adjust A	Adjust Sum to BCD	INH	19			1	2	---	---	Δ	Δ	Δ	Δ
DEC (opr)	Decrement Memory Byte	M - 1 → M	EXT	7A	hh	3	6	---	---	Δ	Δ	Δ	Δ	---
			IND,X	6A	ff	2	6	---	---	Δ	Δ	Δ	Δ	---
			IND,Y	18 6A	ff	3	7	---	---	Δ	Δ	Δ	Δ	---
DECA	Decrement Accumulator A	A - 1 → A	A INH	4A			1	2	---	---	Δ	Δ	Δ	---
DECB	Decrement Accumulator B	B - 1 → B	B INH	5A			1	2	---	---	Δ	Δ	Δ	---
DES	Decrement Stack Pointer	SP - 1 → SP	INH	34			1	3	---	---	---	---	---	---
DEX	Decrement Index Register X	IX - 1 → IX	INH	09			1	3	---	---	Δ	---	---	---

Source Forms	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal)		Bytes	Cycles	Condition Codes							
				Opcode	Operand(s)			S	X	H	I	N	Z	V	C
ORAA (opr)	OR Accumulator A (Inclusive)	$A + M \rightarrow A$	A IMM	8A	ii	2	2	----- Δ Δ 0-							
			A DIR	9A	dd	2	3	----- Δ Δ 0-							
			A EXT	BA	hh ii	3	4	----- Δ Δ 0-							
			A IND,X	AA	ff	2	4	----- Δ Δ 0-							
			A IND,Y	18 AA	ff	3	5	----- Δ Δ 0-							
ORAB (opr)	OR Accumulator B (Inclusive)	$B + M \rightarrow B$	B IMM	CA	ii	2	2	----- Δ Δ 0-							
			B DIR	DA	dd	2	3	----- Δ Δ 0-							
			B EXT	FA	hh ii	3	4	----- Δ Δ 0-							
			B IND,X	EA	ff	2	4	----- Δ Δ 0-							
			B IND,Y	18 EA	ff	3	5	----- Δ Δ 0-							
PSHA	Push A onto Stack	$A \uparrow \text{Stk}, SP = SP - 1$	A INH	36		1	3	-----							
PSHB	Push B onto Stack	$B \uparrow \text{Stk}, SP = SP - 1$	B INH	37		1	3	-----							
PSHX	Push X onto Stack (Lo First)	$IX \uparrow \text{Stk}, SP = SP - 2$	INH	3C		1	4	-----							
PSHY	Push Y onto Stack (Lo First)	$IY \uparrow \text{Stk}, SP = SP - 2$	INH	18 3C		2	5	-----							
PULA	Pull A from Stack	$SP = SP + 1, A \downarrow \text{Stk}$	A INH	32		1	4	-----							
PULB	Pull B from Stack	$SP = SP + 1, B \downarrow \text{Stk}$	B INH	33		1	4	-----							
PULX	Pull X from Stack (Hi First)	$SP = SP + 2, IX \downarrow \text{Stk}$	INH	38		1	5	-----							

PULY	Pull Y from Stack (Hi First)	$SP = SP + 2, IY \downarrow \text{Stk}$	INH	18 38		2	6	-----							
ROL (opr)	Rotate Left		EXT	79	hh ii	3	6	----- Δ Δ Δ Δ							
			IND,X	69	ff	2	6	----- Δ Δ Δ Δ							
			IND,Y	18 69	ff	3	7	----- Δ Δ Δ Δ							
			A INH	49		1	2	-----							
ROR (opr)	Rotate Right		EXT	76	hh ii	3	6	----- Δ Δ Δ Δ							
			IND,X	66	ff	2	6	----- Δ Δ Δ Δ							
			IND,Y	18 66	ff	3	7	----- Δ Δ Δ Δ							
			A INH	46		1	2	-----							
B INH	56		1	2	-----										
RTI	Return from Interrupt	See Special Ops	INH	3B		1	12	Δ \downarrow Δ Δ Δ Δ Δ Δ Δ							
RTS	Return from Subroutine	See Special Ops	INH	39		1	5	-----							
SBA	Subtract B from A	$A - B \rightarrow A$	INH	10		1	2	----- Δ Δ Δ Δ							
SBCA (opr)	Subtract with Carry from A	$A - M - C \rightarrow A$	A IMM	82	ii	2	2	----- Δ Δ Δ Δ							
			A DIR	92	dd	2	3	----- Δ Δ Δ Δ							
			A EXT	B2	hh ii	3	4	----- Δ Δ Δ Δ							
			A IND,X	A2	ff	2	4	----- Δ Δ Δ Δ							
			A IND,Y	18 A2	ff	3	5	----- Δ Δ Δ Δ							
SBCB (opr)	Subtract with Carry from B	$B - M - C \rightarrow B$	B IMM	C2	ii	2	2	----- Δ Δ Δ Δ							
			B DIR	D2	dd	2	3	----- Δ Δ Δ Δ							
			B EXT	F2	hh ii	3	4	----- Δ Δ Δ Δ							
			B IND,X	E2	ff	2	4	----- Δ Δ Δ Δ							
			B IND,Y	18 E2	ff	3	5	----- Δ Δ Δ Δ							

Source Forms	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal)		Bytes	Cycles	Condition Codes							
				Opcode	Operand(s)			S	X	H	I	N	Z	V	C
SEC	Set Carry	$1 \rightarrow C$	INH	0D		1	2	----- Δ Δ 0-							
SEI	Set Interrupt Mask	$1 \rightarrow I$	INH	0F		1	2	-----1-----							
SEV	Set Overflow Flag	$1 \rightarrow V$	INH	0B		1	2	----- Δ Δ 0-							
STAA (opr)	Store Accumulator A	$A \rightarrow M$	A DIR	97	dd	2	3	----- Δ Δ 0-							
			A EXT	B7	hh ii	3	4	----- Δ Δ 0-							
			A IND,X	A7	ff	2	4	----- Δ Δ 0-							
			A IND,Y	18 A7	ff	3	5	----- Δ Δ 0-							
			B DIR	D7	dd	2	3	----- Δ Δ 0-							
STAB (opr)	Store Accumulator B	$B \rightarrow M$	B EXT	F7	hh ii	3	4	----- Δ Δ 0-							
			B IND,X	E7	ff	2	4	----- Δ Δ 0-							
			B IND,Y	18 E7	ff	3	5	----- Δ Δ 0-							
			DIR	DD	dd	2	4	----- Δ Δ 0-							
STD (opr)	Store Accumulator D	$A \rightarrow M, B \rightarrow M + 1$	EXT	FD	hh ii	3	5	----- Δ Δ 0-							
			IND,X	ED	ff	2	5	----- Δ Δ 0-							
			IND,Y	18 ED	ff	3	6	----- Δ Δ 0-							
STOP	Stop Internal Clocks		INH	CF		1	2	-----							
STS (opr)	Store Stack Pointer	$SP \rightarrow M: M + 1$	DIR	9F	dd	2	4	----- Δ Δ 0-							
			EXT	BF	hh ii	3	5	----- Δ Δ 0-							
			IND,X	AF	ff	2	5	----- Δ Δ 0-							
			IND,Y	18 AF	ff	3	6	----- Δ Δ 0-							

STX (opr)	Store Index Register X	$IX \rightarrow M: M + 1$	DIR	DF	dd	2	4	----- Δ Δ 0-							
			EXT	FF	hh ii	3	5	----- Δ Δ 0-							
			IND,X	EF	ff	2	5	----- Δ Δ 0-							
			IND,Y	18 EF	ff	3	6	----- Δ Δ 0-							
STY (opr)	Store Index Register Y	$IY \rightarrow M: M + 1$	DIR	18 DF	dd	3	5	----- Δ Δ 0-							
			EXT	18 FF	hh ii	4	6	----- Δ Δ 0-							
			IND,X	1A EF	ff	3	6	----- Δ Δ 0-							
			IND,Y	18 EF	ff	3	6	----- Δ Δ 0-							
SUBA (opr)	Subtract Memory from A	$A - M \rightarrow A$	A IMM	80	ii	2	2	----- Δ Δ Δ Δ							
			A DIR	90	dd	2	3	----- Δ Δ Δ Δ							
			A EXT	B0	hh ii	3	4	----- Δ Δ Δ Δ							
			A IND,X	A0	ff	2	4	----- Δ Δ Δ Δ							
			A IND,Y	18 A0	ff	3	5	----- Δ Δ Δ Δ							
SUBB (opr)	Subtract Memory from B	$B - M \rightarrow B$	B IMM	C0	ii	2	2	----- Δ Δ Δ Δ							
			B DIR	D0	dd	2	3	----- Δ Δ Δ Δ							
			B EXT	F0	hh ii	3	4	----- Δ Δ Δ Δ							
			B IND,X	E0	ff	2	4	----- Δ Δ Δ Δ							
			B IND,Y	18 E0	ff	3	5	----- Δ Δ Δ Δ							
SUBD (opr)	Subtract Memory from D	$D - M: M + 1 \rightarrow D$	IMM	83	jj kk	3	4	----- Δ Δ Δ Δ							
			DIR	93	dd	2	5	----- Δ Δ Δ Δ							
			EXT	B3	hh ii	3	6	----- Δ Δ Δ Δ							
			IND,X	A3	ff	2	6	----- Δ Δ Δ Δ							
			IND,Y	18 A3	ff	3	7	----- Δ Δ Δ Δ							

Source Forms	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal)		Bytes	Cycles	Condition Codes								
				Opcode	Operand(s)			S	X	H	I	N	Z	V	C	
TBA	Transfer B to A	B → A	INH	17		1	2	---	---	Δ	Δ	0	---	---	---	---
TEST	TEST (Only in Test Modes)	Address Bus Counts	INH	00		1	1	---	---	---	---	---	---	---	---	---
TPA	Transfer CC Register to A	CCR → A	INH	07		1	2	---	---	---	---	---	---	---	---	---
TST (opr)	Test for Zero or Minus	M = 0	EXT IND,X IND,Y	7D	hh ll	3	6	---	---	---	Δ	Δ	0	0	---	---
				6D	ll	2	6	---	---	---	---	---	---	---	---	---
				18 6D	ll	3	7	---	---	---	---	---	---	---	---	---
TSTA		A = 0	A INH	4D		1	2	---	---	---	Δ	Δ	0	0	---	---
TSTB		B = 0	B INH	5D		1	2	---	---	---	Δ	Δ	0	0	---	---
TSX	Transfer Stack Pointer to X	SP + 1 → IX	INH	30		1	3	---	---	---	---	---	---	---	---	---
TSY	Transfer Stack Pointer to Y	SP + 1 → IY	INH	18 30		2	4	---	---	---	---	---	---	---	---	---
TXS	Transfer X to Stack Pointer	IX - 1 → SP	INH	35		1	3	---	---	---	---	---	---	---	---	---
TYS	Transfer Y to Stack Pointer	IY - 1 → SP	INH	18 35		2	4	---	---	---	---	---	---	---	---	---
WAI	Wait for Interrupt	Stack Regs and WAIT	INH	3E		1	**	---	---	---	---	---	---	---	---	---
XGDX	Exchange D with X	IX → D, D → IX	INH	8F		1	3	---	---	---	---	---	---	---	---	---
XGOY	Exchange D with Y	IY → D, D → IY	INH	18 8F		2	4	---	---	---	---	---	---	---	---	---

NOTES:

- Cycle:
- = Infinity or until reset occurs
 - ** = 12 cycles are used beginning with the opcode latch. A wait state is entered which remains in effect for an integer number of MCU E-clock cycles (n) until an interrupt is recognized. Finally, two additional cycles are used to fetch the appropriate interrupt vector (total = 14 + n).

Operands:

- dd = 8-bit direct address \$0000-\$00FF. (High byte assumed to be \$00.)
- ll = 8-bit positive offset \$00 (0) to \$FF (255) added to index.
- hh = High order byte of 16-bit extended address.
- i = One byte of immediate data.
- j = High order byte of 16-bit immediate data.
- kk = Low order byte of 16-bit immediate data.
- l = Low order byte of 16-bit extended address.
- mm = 8-bit mask (set bits to be affected).
- r = Signed relative offset \$80 (-128) to \$7F (+ 127). Offset relative to the address following the machine code offset byte.

Condition Codes:

- = Bit not changed
- 0 = Always cleared (logic 0).
- 1 = Always set (logic 1).
- Δ = Bit cleared or set depending on operation.
- ↓ = Bit may be cleared, cannot become set.

Simple Branches		
Mnemonic	Opcode	Cycles
BRA	20	3
BRN	21	3
BSR	8D	7

Simple Conditional Branches				
Test	True		False	
	Instruction	Opcode	Instruction	Opcode
N = 1	BMI	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

Signed Conditional Branches				
Test	True		False	
	Instruction	Opcode	Instruction	Opcode
r > m	BGT	2E	BLE	2F
r ≥ m	BGE	2C	BLT	2D
r = m	BEQ	27	BNE	26
r ≤ m	BLE	2F	BGT	2E
r < m	BLT	2D	BGE	2C

Unsigned Conditional Branches				
Test	True		False	
	Instruction	Opcode	Instruction	Opcode
r > m	BHI	22	BLS	23
r ≥ m	BHS/BCC	24	BLO/BCS	25
r = m	BEQ	27	BNE	26
r ≤ m	BLS	23	BHI	22
r < m	BLO/BCS	25	BHS/BCC	24

Bit Manipulation Branches	
BRCLR	Branch if all selected bits are clear (opcode) (operand addr) (mask) (rel offset)
M * mm = 0?	M = operand in memory; mm = mask
BRSET	Branch if all selected bits are set (opcode) (operand addr) (rel offset)