EEL 3701

Department of Electrical & Computer Engineering Page 1/4

AgRevision 0Quartus ROM Creation Instructions
(in Quartus Prime Lite 22.1)

<u>Problem:</u> You have an ASM or CPU that you would like to control/test from a ROM (EEPROM or Flash). How can you simulate the ROM under Quartus and flash it to your DE10-Lite?

Solution:

Before creating a ROM component, make sure that Quartus includes memory initialization files when creating the bitstream used to program your DE10-Lite. Skipping this step will cause errors when compiling your design.

- Go to Assignments > Device > Device and Pin Options > Configuration
- Change "Configuration mode" to "Single Compressed Image with Memory Initialization"
- Recompile project, and program your design onto the board

For this tutorial, we will use the ROM: 1-PORT device available in the "IP Catalog" (see Figure 1), found on the right side of the Quartus screen. Under IP Catalog, select "Installed IP | Library | Basic Function | On Chip Memory."

When you select ROM: 1-PORT, Figure 2 will appear. Add a filename, eg. ROM_example, to the end of the path. Select 'VHDL' for the IP variation type. Now select "OK."

🚳 Save IP Variation	×
IP variation file name:	ОК
ems-files/eel/3701/docs/Quartus/ROM_creation/ROM_Example	
IP variation file type	Cancel
VHDL	
Verilog	
	, a

Figure 2: IP Variation filename.



Department of Electrical & Computer Engineering Page 2/4

EEL 3701 ng Revision 0 Quartus ROM Creation Instructions (in Quartus Prime Lite 22.1)

A MegaWizard will appear (as shown in Figure 3). Select the size of the output bus (width of the memory) and the number of addresses (number of words of memory). For example, a 1k x 8 ROM will have the values 8 and 1024, as shown in Figure 3. Then select "Next >."

Un-check anything that is checked on the page 2 of 5 of the MegaWizard (see Figure 4) that asks "Which ports should be registered?" Then select "Next >."

On page 3 of 5 of the MegaWizard, select "Yes, use this file for the memory content data" should be checked. Browse to the file name of the ROM memory initialization file (MIF), e.g., contents.mif. An example MIF file is described later in this document and shown in

Figure 8. You can also create a MIF file with all values set to 0 by going to File > New > Memory Initialization File in the main Quartus window. Note that you will need to change the "Files of type:" dropdown in the file picker window to allow MIF files to be used. Once you have created and selected your MIF file, select "Open." Then select "<u>Next</u> >." Then select "<u>Next</u> >" again when Simulation Libraries are discussed.

🍓 Rom: 1-Port			A	oout Documer	ntation
1 Parameter 2 EDA 3 Summary Settings					
General Regs/Clken/Actrs N	1em Init >				
ROM_example		Currently selected o	levice family: M/	X 10 Match project/d	Jefault
88 87 47	How wide should the	e 'q' output bus be?		8 *	bits
clock	How many 8-bit wor	ds of memory?		1024 💌	words
Block type. A010	Note: You could ente	er arbitrary values for width	and depth		
	What should the mer	mory block type be?			
	Auto		О мэ	<	
	O M144K				
	▼ words				
	What clocking method would you like to use?				
	Single clock				
	O Dual clock: use	separate 'input' and 'outpu	ıt' clocks		
Resource Usage			Cancel < Ba	ck <u>N</u> ext >	Finish

Figure 3: 1-Port ROM MegaWizard.

KegaWizard Plug-In Manager [page 2 of 5]		? ×
👌 ROM: 1-PORT		About Documentation
1 Parameter 2 EDA 3 Summary Settings General Regs/Clken/Adrs Mem Init	<u>></u>	
ROM_Example	Which ports should be registered?	
Block type: AUTO	Create one clock enable signal for each clock signal. Note: All registered ports are controlled by the	More Options

Figure 4: Which ports should be registered?

University of Florida Department of Electrical & Computer Engineering Page 3/4

EEL 3701 Revision **0 Quartus ROM Creation Instructions** (in Quartus Prime Lite 22.1)

On the summary page (Figure 5), make sure the .cmp file (VHD component declaration file) is checked and **also check** the .bsf (Quartus II symbol file), as shown. Then select "<u>F</u>inish."

MegaWizard Plug-In Manager [page 5 of 5]]	२ <mark>×</mark>
ROM: 1-PORT		<u>About</u> <u>Documentation</u>
ROM_Example address[90]	Turn on the files you wish f automatically generated, a to generate the selected fi MegaWizard Plug-In Manag The MegaWizard Plug-In M \\mil.ufl.edu\ems-files\eel\	to generate. A gray checkmark indicates a file that is ind a green checkmark indicates an optional file. Click Finish les. The state of each checkbox is maintained in subsequent ger sessions. anager creates the selected files in the following directory: 3701\docs\Quartus\ROM_creation\
clock Blook type: AUTO	File ROM_Example.vhd ROM_Example.inc ROM_Example.cmp ROM_Example.sf	Description Variation file AHDL Include file VHDL component declaration file Ouartus II symbol file
	ROM_Example_inst	Instantiation template file
Resource Usage 1 M10K		Cancel < <u>B</u> ack <u>Next</u> Finish

Figure 5: MegaWizard summary.

Select "Yes" on the next screen titled "Quartus II IP Files. (Do not select "Automatically add ...")

Create a new bdf file, just as you have been doing all semester. Add a new component, just as you have been doing all semester, i.e., double-click in the bdf window. In the Libraries window select the arrow next to "Project" and then select your ROM, e.g., ROM_Example. Now select "OK." Figure 6 shows what will now appear in your bdf file. Now add address inputs, a clock, and data outputs.



Figure 6: Example ROM.

Page 4/4

Department of Electrical & Computer Engineering

EEL 3701 Revision 0 Quartus ROM Creation Instructions (in Quartus Prime Lite 22.1)

Add a bus to the address inputs, address[9..0], and a bus to the data outputs, q[7..0], as shown in Figure 7. Also add a clock signal. In Figure 7, I have used A[9..0], D[7..0], and CLK as the example names. They must be in the form of "Name[msb..0]" where msb is the most significant bit's position, starting from zero on the right. You can now use these signals anywhere else in your circuit or as inputs & outputs. Save the file and then do a functional compilation of this design as you normally do.



Figure 7: ROM circuit.

Now create a vwf simulation file that includes the addresses of your mif file. Add all of the signals and change the address and data bus signals to hexadecimal (right click on each signal and select radix). Create addresses in your mif file to verify the data inside your ROM. Figure 8 shows a sample mif file.

```
DEPTH = 1024; % Memory depth and width are required
                                                        %
                 Enter decimal numbers for each
WIDTH = 8:
             00
                                                        %
ADDRESS RADIX = HEX;
                           % Address and value radixes are optional
                                                                             2
DATA RADIX = HEX; % Enter BIN, DEC, HEX, or OCT; unless
                                                               8
                     % otherwise specified, radixes = HEX
                                                                      2
-- Specify values for addresses, which can be single address or range
CONTENT
BEGIN
[0..F]
              0;
                   % First 16 values are zero %
         :
10
              33;
                  % Single address data %
         :
11
         :
              5C;
                   % Addr[11] = 5C %
12
              99;
         :
13
                   % Addr[13] = A1 %
         :
             A1;
14
         :
             B2;
15
         :
             С3;
              D4;
                  % Addr[16] = D4 %
16
         :
                   % remaining locations are FF %
[17..3FF]:
              FF;
END ;
                   % You must have END statement! %
```

Figure 8: Example MIF file.

Note: When you open a mif file to edit it in Quartus, above "File Name" look for "Open as: Auto." Change "Auto" to "Text". Try opening it with "Auto" to see the difference, but do not make any changes!

Note that the memory clock **SHOULD BE FASTER** than the state machine clock so that memory reads will be completed by the next state. A memory clock that is twice as fast as the state clock is generally sufficient. Figure 10 shows how a T-FF can be used to create the state machine clock (CLK) from the memory clock (MemCLK). Note that the CLK in the previous figures should therefore use MemCLK and the state machine should use CLK.



Figure 10: Relation of memory clock (MemCLK) to state machine clock (CLK).