## Dr. K. Gugel

Note from **Dr. Schwartz:** Many things in this document are **NOT** the way that our class does mixed logic. Ask me if you are not sure.

Logic => Signal Definitions => Voltage


[ Table Circuit

Given:  $y = \overline{AB} + C$  Logic Equation w/A.L, B.H, C.H, y.L signal definition

1 Write the Logic Truth Table?

The state of the s				
A	В	C	<u>y</u>	AND THE PROPERTY OF THE PROPER
0	٥	0	0	
0	0		0	Share I i i i i i i i i i i i i i i i i i i
0		٥	0	
0	1	1	0	
1	0	٥	٥	y gwy chyn hawn y hydyr ei ddiffe ar ei achan aedd a hawllongayd ac y ddiffellad y gyfyr ar wennin ball
1	٥		٥	gang an anakanan mindig 477 Maganisma, sani kahakatan pananan kanan akada ada 1988 ng kahasa
1	1	0		No. 1887, in the case of the c
1	ı		O	THE SIZE OF THE STATE OF THE SIZE SECTION AND SIZE SECTIO


 $\Delta 1 \Delta$ 



## (36) Mixed Logic Method

I. Draw with selected gate in "AND" or "OR" configuration as needed.

i.e. selected gate = NAND



IF. Look for mismatches in the circuit.


Mismatches should correspond to


complements in the logic equation.

III. Add inverters to remove or add mismatches such that the existing mismatches all correspond to complements in the logic equation.

## List of Mismatches


a active low input signal connected to active high input wive active high input signal connected to active low (bubble) wire active high output wire connected to an active low output signal active low output wire connected to an active high output signal





- mismatch #1 \$ #2 are not desired and should be remove with invertees

- mismatch #3 is AB+C so this is okay also, - need to create mismatch



Extra Practice: Draw the circuit for L.E. y = ABC + DUsing NOR: w/y.L, A.H, B.H, C.H, D.L signal definiti

