Exam #2

16-May-99 5:15 PM

Page 1/9

Last Name

, First Name

Good luck!

## Instructions:

- <u>Show all work</u> on the front of the test papers. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will not be graded without an indication on the front.
- You may not use any notes, homeworks, labs, other books, or calculators.
- You must pledge and sign this page in order for a grade to be assigned.
- This exam counts for at least 20%. of your total grade (13.3% if you fail to take one of the 3 exams).
- Put your name at the top of each test page and be sure your exam consists of <u>9</u> distinct pages.
- **Read** each question <u>carefully</u> and <u>follow the instructions</u>.
- Boolean expression answers must be in **lexical order**.

## PLEDGE:

On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

PRINT YOUR NAME	PRINT YOUR NAME SIGN YOUR NAME			
COMMENTS, FEEDBACK, or any special instruction	ons for the professor:	Page	Available	Points
		1	0	0
		2	0	
		3	10	
		4	20	
		5	18	
		6	8	
		7	13	
		8	14	
		9	16	
		TOTAL	100	

## Exam #2

16-May-99 5:15 PM

Page 2/9

Last Name

, First Name

[65%] 1. Below is an ASM flowchart for an electric garage door. The input R\_In (Remote input) causes a closed door to open and an opened door to close. When the door is opening, the output Open causes the motor to turn clockwise. When the door is closing, the output Close cause the motor to turn counterclockwise. There are three additional inputs to your controller: Full\_Open (automatically set when the door is fully opened), Closed (automatically set when the door is fully opened), Closed something is in the door path while the door is closing). An Alarm causes a closing door to open instead, and a beep to sound.



	Univer: Departme	sity of Florida ent of Electrical & Computer Enginee	ring EEL 3701 Fall 1996	5	Dr. Eric M. Schwartz Professor in ECE
			Exam #2		16-May-99 5:15 PM
	Page	3/9		Last Name	, First Name
(4%) 2 min	1. a)	What is the minimum How many JK flip-flop	number of D flip-flops ne os would be needed (assumin No explanation, no credit.	eeded to impleme ng D FF's are not Number Number	nt this design. Why? available). c of D FFs = c of JK FFs =
(6%) 3 min	b)	What minimum size EPROM, one D flip-f Explain.	EPROM do you need to lop, and as many JK flip- No explanation, no Size of EPROM (# of Addresses x # of data	implement this d flops as you need credit. a bits, <i>e.g.</i> , 2k x 8)	lesign using <u>only</u> the 1. ( <b>No other chips.)</b>

Exam #2

Dr. Eric M. Schwartz Professor in ECE

16-May-99 5:15 PM

Page 4/9

Last Name

, First Name

(10%) 1. c) Draw a wiring diagram (without pin numbers) corresponding to parts a and b above.
3 min
Make the outputs active low. (For **partial credit only**, do the design with only D flip-flops instead of a single D flip-flop and JK flip-flop(s).) Use only **rising** edge flip-flops.

(6%) 1. d) Fill in the below excitation table for D and JK flip-flops. 3 min

Q	$Q^+$	J	Κ	D

(4%) e) Give a state binary assignment that attempts to minimize the bit changes between states. 3 min Give state W\_Closed (S<sub>0</sub>) the minimum value (Q<sub>i</sub>=0). Leave blank any columns not needed (see part a above.)

State Name	<b>Q</b> <sub>7</sub>	<b>Q</b> <sub>6</sub>	Q5	<b>Q</b> <sub>4</sub>	Q <sub>3</sub>	<b>Q</b> <sub>2</sub>	<b>Q</b> <sub>1</sub>	<b>Q</b> <sub>0</sub>
W_Closed ( $S_0$ )								
Opening (S <sub>1</sub> )								
W_Open $(S_2)$								
Closing (S <sub>3</sub> )								

Exam #2

Dr. Eric M. Schwartz Professor in ECE

16-May-99 5:15 PM

Page 5/9

Last Name

, First Name

## (18%) 1. f) Fill in the below **state transition and output** table. Use don't cares (X) as needed.

10 min

Current State Name	R_In	Full_Open	Alarm	Closed	Next State Name	Open	Close	Beep

**Exam #2** 

Dr. Eric M. Schwartz Professor in ECE

16-May-99 5:15 PM

Page 6/9

Last Name

, First Name

(8%) 8 min 1. g) Complete the below timing diagram and fill in the appropriate state names. (Use the short names, *e.g.*, S<sub>0</sub>). The first state S<sub>0</sub> (W\_Closed) is given, as are the input sequences.



**Exam #2** 

Dr. Eric M. Schwartz Professor in ECE

16-May-99 5:15 PM

Page 7/9

Last Name

, First Name

(9%)
1. h) A new ASM replaces the <u>oval</u> (with **Beep** inside) with a <u>rectangle</u> (see below). Explain the differences of operation for the circuit designed from the original ASM flowchart and one designed from this new ASM flowchart. What added or



- [4%] 2. How do PALs and PLAs differ.
- 3 min

Exam #2

Dr. Eric M. Schwartz Professor in ECE

16-May-99 5:15 PM

Page 8/9

Last Name , First Name

[4%] 3. Design a 3-bit parallel adder using as many FA and HA as you need. Use any other basic  $\boxed{3 \text{ min}}$  AND/OR gates you feel are necessary. The inputs are  $X_2X_1X_0$  and  $Y_2Y_1Y_0$  and the output is  $Z_2Z_1Z_0$  and  $C_{OUT}$ . The inputs and outputs are all active-high.

[4%] 4. Design a 4-bit register using any of the following fundamental logic elements: ANDs, ORs,
3 min
MUXs, DEMUXs, DECODERs, ENCODERs, Flip-Flops, Adders. This register should accomplish synchronous parallel loads and parallel outputs.

[6%] 5. We used SR latches to build our Master/Slave JK flip-flop in lab 5. Explain the "Master/Slave" operation of this block diagram.



**Exam #2** 

Dr. Eric M. Schwartz Professor in ECE

16-May-99 5:15 PM

Page 9/9

Last Name , First Name

- [16%] 6. Add the necessary wiring (or labels, as in LogicWorks<sup>TM</sup>) and circuit elements to create the two memory devices described below.
- (8%) a) A 256 x 4 memory device with RAM in the lower 2-bits (least significant bits) of data and EPROM in the upper 2-bits of data.



(8%) b) A 512 x 2 memory device with RAM in the lower 256 address space and EPROM in the upper 256 of memory address space.

