

## Exam #2

Page 1/9

\_\_\_\_\_, \_\_\_\_\_  
 Last Name , First Name

*Instructions:*

- **Show all work** on the **front** of the test papers. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will not be graded without an indication on the front.
- You may **not** use any notes, homeworks, labs, other books, or calculators.
- You must pledge and sign this page in order for a grade to be assigned.
- This exam counts for at least 20% of your total grade (13.3% if you fail to take one of the 3 exams).
- Put your name at the top of **each** test page and be sure your exam consists of 9 distinct pages.
- Read each question **carefully** and **follow the instructions**.
- Boolean expression answers must be in **lexical order**.

*Good luck!*

**PLEDGE:**

On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

\_\_\_\_\_  
 PRINT YOUR NAME

\_\_\_\_\_  
 SIGN YOUR NAME

\_\_\_\_\_  
 DATE


COMMENTS, FEEDBACK, or any special instructions for the professor:

|       | Page  | Available | Points |
|-------|-------|-----------|--------|
| _____ | 1     | 0         | 0      |
| _____ | 2     | 0         |        |
| _____ | 3     | 10        |        |
| _____ | 4     | 20        |        |
| _____ | 5     | 18        |        |
| _____ | 6     | 8         |        |
| _____ | 7     | 13        |        |
| _____ | 8     | 14        |        |
| _____ | 9     | 16        |        |
| _____ | TOTAL | 100       |        |

# Exam #2

- [65%] 1. Below is an ASM flowchart for an electric garage door. The input **R\_In** (Remote input) causes a closed door to open and an opened door to close. When the door is opening, the output **Open** causes the motor to turn clockwise. When the door is closing, the output **Close** cause the motor to turn counterclockwise. There are three additional inputs to your controller: **Full\_Open** (automatically set when the door is fully opened), **Closed** (automatically set when the door is fully closed), and **Alarm** (automatically set when something is in the door path while the door is closing). An **Alarm** causes a closing door to open instead, and a beep to sound.

4 min



# Exam #2

Page 3/9

\_\_\_\_\_, \_\_\_\_\_  
Last Name, First Name

- (4%) 1. a) What is the minimum number of D flip-flops needed to implement this design. Why? How many JK flip-flops would be needed (assuming D FF's are not available).

2 min

No explanation, no credit.

Number of D FFs = \_\_\_\_\_

Number of JK FFs = \_\_\_\_\_

---

---

---

---

---

---

---

---

- (6%) b) What minimum size EPROM do you need to implement this design using **only** the EPROM, one D flip-flop, and as many JK flip-flops as you need. **(No other chips.)** Explain .

3 min

No explanation, no credit.

Size of EPROM  
(# of Addresses x # of data bits, e.g., 2k x 8) = \_\_\_\_\_

---

---

---

---

---

---

---

---





# Exam #2


16-May-99 5:15 PM

Page 6/9

\_\_\_\_\_, \_\_\_\_\_  
 Last Name , First Name

- (8%) 1. g) Complete the below timing diagram and fill in the appropriate state names. (Use the short names, e.g.,  $S_0$ ). The first state  $S_0$  (W\_Closed) is given, as are the input sequences.

8 min




# Exam #2

\_\_\_\_\_, \_\_\_\_\_  
 Last Name , First Name

(9%)  
 3 min

1. h) A new ASM replaces the oval (with **Beep** inside) with a rectangle (see below). Explain the differences of operation for the circuit designed from the original ASM flowchart and one designed from this new ASM flowchart. What added or reduced costs does the new system have? Explain all reasoning.

For your convenience, part of the new ASM flowchart is shown to the right.




---

---

---

---

---

---

---

---

---

---

- [4%] 2. How do PALs and PLAs differ.

3 min

---

---

---

---

---

---

---

---

---

---

# Exam #2


Page 8/9

\_\_\_\_\_, \_\_\_\_\_  
Last Name, First Name

[4%] 3. Design a 3-bit parallel adder using as many FA and HA as you need. Use any other basic AND/OR gates you feel are necessary. The inputs are  $X_2X_1X_0$  and  $Y_2Y_1Y_0$  and the output is  $Z_2Z_1Z_0$  and  $C_{OUT}$ . The inputs and outputs are all active-high.  
3 min

[4%] 4. Design a 4-bit register using any of the following fundamental logic elements: ANDs, ORs, MUXs, DEMUXs, DECODERs, ENCODERs, Flip-Flops, Adders. This register should accomplish synchronous parallel loads and parallel outputs.  
3 min

[6%] 5. We used SR latches to build our Master/Slave JK flip-flop in lab 5. Explain the "Master/Slave" operation of this block diagram.  
3 min



---

---

---

---




# Exam #2

\_\_\_\_\_, \_\_\_\_\_  
 Last Name , First Name

[16%] 6. Add the necessary wiring (or labels, as in LogicWorks™) and circuit elements to create the two memory devices described below.  
 8 min

(8%) a) A 256 x 4 memory device with RAM in the lower 2-bits (least significant bits) of data and EPROM in the upper 2-bits of data.



(8%) b) A 512 x 2 memory device with RAM in the lower 256 address space and EPROM in the upper 256 of memory address space.

