University of Florida
Department of Electrical & Computer Engineering

Page 1/11

EEL 3701—Fall 2008 Monday, 6 October 2008

Exam 1

Drs. Lam, Schwartz and Arroyo

Whon

Last Name, First Name

Instructions:

- Turn off all cell phones, beepers and other noise making devices.
- <u>Show all work</u> on the <u>front</u> of the test papers. <u>Box</u> each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will <u>not</u> be graded without an indication on the front.
- You may <u>not</u> use any notes, HW, labs, other books, or calculators.
- This exam counts for 24% of your total grade.
- Read each question carefully and follow the instructions.
- You must pledge and sign this page in order for a grade to be assigned.
- Put your name at the top of <u>this</u> test page and be sure your exam consists
 of <u>10</u> distinct pages. Sign your name and add the date below.
- The point values for problems may be changed at prof's discretion

Good luck & Go Gators!!!

Good Evening!

Welcome!

- *Notation reminder: A(H) is the same as A.H.*.
- For each circuit design, equations must <u>not</u> be used as replacements for circuit elements.
- For each mixed-logic circuit diagram, label inputs of each gate with the appropriate logic equations
- Boolean expression answers must be in **lexical order**, (i.e., /A before A, A before B, & D_3 before D_2).
- Label the inputs and outputs of each circuit with activation-levels.
- For K-maps, label <u>each</u> grouping with the appropriate equation.

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME	DATE (9 Oct 2008)

			×
*			
			 **
	 	 	
WAATE TO SHOULD TO SEE			

Page	Available	Points
2	6	
3	14	
4	12	
5	12	
6	16	
7	12	
8	18	
9	10	
TOTAL	100	

Page 2/11

T7	4
Hvom	
LAAIII	

First Name Last Name.

- 1. Do the following arithmetic problems. Remember to show ALL work here and in [6%] EVERY problem on this exam.
- a) Determine the unsigned binary, octal, hexadecimal, and BCD representations of the (2%)number 99₁₀.

Binary: //000//

BCD:

b) Determine the 8-bit signed magnitude, 1's complement, and 2's complement (2%)representations of the decimal number -19_{10} .

> Signed Mag: 1001,001/ 1's Comp: ///0/1100 2's Comp: ///0//10/

c) What is 99₁₀-100₁₀ in 8-bit 2's complement? Remember that you must show all work. (2%)


benary 100,0= 0110,0100 -1's comp(-100)= 1001,1011 2's comp(-100)= 1001,11002

Page 3/11

Exam 1

Last Name, First Name

[14%] 2. You are given the following new MSI device:




Inputs: E.L, A.H, B.H, C.H

Outputs: Y1.L, Y0.L

We would like to implement the following logic table:

E	A	В	C	Y1	Y0
0	X	X	X	0	0
1	0	0	0	1	1
1	0	0	1	1	0
1	0	1	0	1	1
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	1	0	0
1	1	1	0	0	1
1	1	1	1	0	0

BEA 000/11/10 00 00 00 1 01 00 0 1 11 0 0 0 1



(a) What are the logic equations for Y1 and Y0? Y1 should be in MSOP and Y0 MPOS.


$$Y1 (MSOP) = \underbrace{E \cdot A}$$

$$Y0 (MPOS) = \underbrace{E \cdot A}$$

$$(4\%)$$

(b) Draw the mixed-logic circuit diagram required to implement the logic equations for **Y0** (you don't have to implement Y1). Use minimum number of gates. (6%)

Use only NAND gates (and their alternative views).



Page 4/11

Exam 1

Last Name, First Name

[12%] 3. Using any technique you desire, simplify the following equation. Give the result as a minimum product of sums (MPOS). **Show all work!**

$$Z = \overline{(A+B+C)} \cdot (A+C) + \overline{A} \cdot B \cdot (\overline{C} + C \cdot \overline{D})$$

$$= (A \cdot \overline{B} \cdot C) + (\overline{A} \cdot C) + \overline{A} \cdot B \cdot C + \overline{A} \cdot B \cdot C \cdot \overline{D}$$

$$0 \mid 10$$

$$Z_{MPOS} = (\overline{A} + \overline{B}) \cdot (\overline{B} + C)$$


Page 5/11

Exam 1


Last Name, First Name

[12%] 4. Use the given 4-input multiplexers to solve each of the below problems. Choose a single activation level (either active high or active low) for each of the inputs and outputs for each problem. Use the minimum number of additional components. Show all work and draw any required mixed logic circuit diagrams (i.e., equations must not be used as replacements for circuit diagrams).

(4%) a) $Z_0 = A*B + A*C*/D$



(4%) b) $Z_1 = A*B + A*C*/D$ (Notice the enable available on this MUX.)



MUX.)
Voltagtable for A.L= L

B.L. C.H.D.L Z.H

BC=HL [H L L L

BC=HL [H H L L

BC=L [L L H H

BC=LH [L H L H

BC=LH L H

BC=LH


BC=LH L H

BC=LH

BC=LH L H

BC=LH L

(4%) c) Use the given 4-input multiplexer to implement Z₂, which is defined by the voltage table.




Α	В	С	D	Z_2	
L	L	L	L	L	* 0 -
L	L	L	Н	Н	AB=
L	L	Н	L	Н	22
L	L	Н	Н	Н	
L	Н	L	L	Н	00-
L	Н	L	Н	L	AB=
L	Н	Н	L	Н	UH
L	Н	H	Н	L	
Н	L	L	L	Н	0.0
Н	L	L	Н	Н	115
Н	L	Н	L	Н	AB=
H	L	H_	H_	Н	
Н	H	L	L	Н	AD -
Н	H	L	Н	Н	110-
Н	Н	Н	L	Н	AB= HH
Н	H	H	Н	Н	

Page 6/11

Exam 1

Last Name, First Name

[8%] 5. Determine the equation <u>directly</u> implemented with this mixed-logic circuit. Do <u>not</u> minimize the equation. It is <u>not</u> necessary to put the equation in lexical order. For partial credit, label the intermediate equations at the input to each gate.




$$F = \overline{(\overline{A} \cdot B + \overline{c} \cdot D \cdot \overline{E}) \cdot (\overline{A}C + \overline{B})} + \overline{\overline{A} \cdot B}$$

Page 7/11

Exam 1

Last Name, First Name

[8%] 6 Analyze the following circuit and produce a *logic* expression for **Z2**.



- For this problem, the expression for Z2 should be in minimum SOP (MSOP) form.
- Z2 should be a function of P, Q, and R.
- For credit, show all work.

$$\mathbf{Z2} = E(\overline{A2} \cdot A1 \cdot \overline{A0} + A2 \cdot \overline{A1} \cdot \overline{A0} + A2 \cdot A1 \cdot \overline{A0})$$

$$= R(\overline{P} \cdot Q \cdot Q + P \cdot \overline{Q} \cdot Q + P \cdot Q \cdot Q)$$

$$= R(\overline{P} \cdot Q + P \cdot Q)$$

$$= RQ(\overline{P} + P) = RQ$$


Page 8/11

Exam 1

Last Name, First Name

[12%] 7. MUX, logic vs. voltage.

Show below is a block diagram of a "custom-built" 4-input MUX, with a mixture of active high and active low inputs and output.



(a) Give the logic equation for Y. (2 pts.)

- (b) Give the *voltage* table for the MUX. For maximum credit: (8 pts.)
 - Order the voltage table in the "standard" order (E,S1,S0,D0,D1,D2,D3).
 - Use "wild cards" or "don't cares" to condense the table.

E	51 50 DODI D2 DE	3/ /
EQUIVALENT Z	XXXXXX	14
FOR OI H	ZZXXX	12
6150 01 4	LLXHXX	14
00 H	LH L X XX	'\ <i>H</i>
00 H		The same are the s
/ / F1	for folia XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	1
// /-	HEXXX	1 H
107	IHHXXXLX	H
10 h	HHXX417	<12

(c) Visualize the logic equation of a 64-to-1 MUX. Give me the first 2 product terms of that equation and the last 2 product terms of that equation. (2 pts.)

First two product terms:

Last two product terms:


E-55.54.53.52.51.50.D62+E-55.54.53.52.51.50.D63

Page 9/11


Exam 1

Last Name, First Name

[18%] 8. Circuit analysis and flip-flops.



Given the above circuit, complete the following voltage timing diagrams.



Page 10/11

Exam 1


Last Name, First Name

[10%] 9. Building switch and LED circuits.



Given the above circuit, implement the circuit on the "board" below using the given components. In other words, pretend that you are actually "wiring" your board in the lab and draw in the "wires"

- Make <u>all</u> the necessary connections, including all VCC and GND connections.
- For ease of grading, use only the top 2 NAND gates.
- Be sure to draw each switch in the position (i.e., open or close) for which the switch produce a "True" value.



Laws and Theorems of Boolean Algebra

Page 11/11

Exam 1

Last Name, First Name

Operations with 0 and 1:

1.
$$X + 0 = X$$

2.
$$X + 1 = 1$$

1D.
$$X \cdot 1 = X$$

2D.
$$X \cdot 0 = 0$$

Idempotent laws:

3.
$$X + X = X$$

3D.
$$X \cdot X = X$$

Involution laws:

4.
$$(X')' = X$$

Laws of complementarity:

5.
$$X + X' = 1$$

5D.
$$X \cdot X' = 0$$

Commutative laws:

6.
$$X + Y = Y + X$$

Associative laws:

7.
$$(X + Y) + Z = X + (Y + Z) = X + Y + Z$$

7D.
$$(XY)Z = X(YZ) = XYZ$$

Distributive laws:

8.
$$X(Y + Z) = XY + XZ$$

8D.
$$X + YZ = (X + Y)(X + Z)$$

Simplification theorems:

9.
$$XY + XY' = X$$

9D.
$$(X + Y)(X + Y') = X$$

10.
$$X + XY = X$$

10D.
$$X(X + Y) = X$$

11.
$$(X + Y')Y = XY$$

11D.
$$XY' + Y = X + Y$$

DeMorgan's laws:

12.
$$(X + Y + Z + ...)' = X'Y'Z'$$

12D.
$$(XYZ...)' = X' + Y' + Z'$$

13.
$$[f(A, B, ..., Z, 0, 1, +, \bullet)]' = f(A', B', ..., Z', 1, 0, \bullet, +)$$

Duality:

14.
$$(X + Y + Z + ...)^D = XYZ...$$

14D.
$$(XYZ...)^D = X + Y + Z + ...$$

15.
$$[f(A, B, ..., Z, 0, 1, +, \bullet)]^D = f(A, B, ..., Z, 1, 0, \bullet, +)$$

Theorems for multiplying out and factoring:

16.
$$(X + Y)(X' + Z) = XZ + X'Y$$

16D.
$$XY + X'Z = (X + Z)(X' + Y)$$

Consensus theorems:

17.
$$XY + YZ + X'Z = XY + X'Z$$

17D.
$$(X + Y)(Y + Z)(X' + Z) = (X + Y)(X' + Z)$$