University of Florida
Department of Electrical & Computer Engineering

EEL 3701—Fall 2008
Monday, 6 October 2008

Drs. Lam, Schwartz and Arroyo

Page 1/11

Exam 1

Solution

Last Name, First Name

Instructions:

- *Turn off all **cell phones**, **beepers** and other **noise making devices**.*
- *Show **all** work on the **front** of the test papers. **Box** each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will **not** be graded without an indication on the front.*
- *You may **not** use any notes, HW, labs, other books, or calculators.*
- *This exam counts for 24% of your total grade.*
- *Read each question **carefully** and **follow the instructions**.*
- *You must pledge and sign this page in order for a grade to be assigned.*
- *Put your name at the top of **this** test page and be sure your exam consists of **10** distinct pages. Sign your name and add the date below.*
- *The point values for problems may be changed at prof's discretion*
- *Notation reminder: A(H) is the same as A.H..*
- *For each circuit design, equations must **not** be used as replacements for circuit elements.*
- *For each mixed-logic circuit diagram, label inputs of each gate with the appropriate logic equations*
- *Boolean expression answers must be in **lexical order**,(i.e., /A before A, A before B, & D_3 before D_2).*
- *Label the inputs and outputs of each circuit with activation-levels.*
- *For K-maps, label **each** grouping with the appropriate equation.*

Good Evening! Welcome!

Good luck & Go Gators!!!

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME _____ DATE (9 Oct 2008) _____

Regrade comments below: Give page # and problem # and reason for the petition.

Page	Available	Points
2	6	
3	14	
4	12	
5	12	
6	16	
7	12	
8	18	
9	10	
TOTAL	100	

EEL 3701—Fall 2008
Monday, 6 October 2008

Exam 1

Last Name, First Name

[6%] 1. Do the following arithmetic problems. **Remember to show ALL work here and in EVERY problem on this exam.**

(2%) a) Determine the unsigned binary, octal, hexadecimal, and BCD representations of the number 99_{10}.

2|99
2|49 1
2|24 1
2|12 0
2|6 0
2|3 0
2|1 1
0 1

Binary: 1100011
Octal: 143
Hex: 63
BCD: 1001 1001

(2%) b) Determine the **8-bit** signed magnitude, 1's complement, and 2's complement representations of the decimal number -19_{10}.

2|19
2|9 1
2|4 1
2|2 0
2|1 0
0 1

8 Bit binary
0001 0011

Signed Mag: 1001 0011
1's Comp: 1110 1100
2's Comp: 1110 1101

(2%) c) What is 99_{10} -100_{10} in 8-bit 2's complement? Remember that you must **show all work.**

99
-100
-1

0110 0011 (+99)
1001 1100 (-100)
1111 1111

$(99_{10}-100_{10})_2$: 1111 1111

binary 100_{10} = 0110 0100
- 1's comp(-100) = 1001 1011
2's comp(-100) = 1001 1100 2

Exam 1

Last Name, First Name

[14%] 2. You are given the following new MSI device:



Inputs: E.L, A.H, B.H, C.H

Outputs: Y1.L, Y0.L

We would like to implement the following logic table:

E	A	B	C	Y1	Y0
0	X	X	X	0	0
1	0	0	0	1	1
1	0	0	1	1	0
1	0	1	0	1	1
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	1	0	0
1	1	1	0	0	1
1	1	1	1	0	0





(a) What are the logic equations for Y1 and Y0? Y1 should be in MSOP and Y0 MPOS.

Y1 (MSOP) = $E \cdot \bar{A}$ (4%)

Y0 (MPOS) = $E + \bar{C}$ (4%)

(b) Draw the mixed-logic circuit diagram required to implement the logic equations for **Y0** (you don't have to implement Y1). Use minimum number of gates. (6%)

Use only NAND gates (and their alternative views).



[12%] 3. Using any technique you desire, simplify the following equation. Give the result as a minimum product of sums (MPOS). **Show all work!**

$$Z = \overline{(\bar{A}+B+\bar{C})\cdot(A+\bar{C})} + \bar{A}\cdot B\cdot(\bar{C} + C\cdot\bar{D})$$

$= (A\cdot\bar{B}\cdot C) + (\bar{A}\cdot C) + \bar{A}\cdot B\cdot\bar{C} + \bar{A}\cdot B\cdot C\cdot\bar{D}$

0 1 1 0

D is "don't care"

1 0 1 0
1 0 1 1

D is "don't care"

0 1 0 0
0 1 0 1

B D "don't care"

0 0 1 0
0 0 1 1
0 1 1 0
0 1 1 1



$Z_{MPOS} = (\bar{A}+\bar{B})\cdot(B+C)$

Exam 1

Last Name, First Name

[12%] 4. Use the given 4-input multiplexers to solve each of the below problems. Choose a single activation level (either active high or active low) for each of the inputs and outputs for each problem. Use the minimum number of additional components. Show all work and draw any required mixed logic circuit diagrams (i.e., equations must not be used as replacements for circuit diagrams).

(4%) a) $Z_0 = A*B + A*C*/D$





(4%) b) $Z_1 = A*B + A*C*/D$ (Notice the enable available on this MUX.)





(4%) c) Use the given 4-input multiplexer to implement Z_2, which is defined by the voltage table.



A	B	C	D	Z_2	
L	L	L	L	L	
L	L	L	H	H	AB=
L	L	H	L	H	LL
L	L	H	H	H	
L	H	L	L	H	
L	H	L	H	L	AB=
L	H	H	L	H	LH
L	H	H	H	L	
H	L	L	L	H	
H	L	L	H	H	AB=
H	L	H	L	H	HL
H	L	H	H	H	
H	H	L	L	H	
H	H	L	H	H	AB=
H	H	H	L	H	HH
H	H	H	H	H	

Exam 1

Last Name, First Name

[8%] 5. Determine the equation **directly** implemented with this mixed-logic circuit. Do **not** minimize the equation. It is **not** necessary to put the equation in lexical order. For partial credit, label the intermediate equations at the input to each gate.



$$F = \overline{(\bar{A}\cdot B + \overline{\bar{C}\cdot D\cdot\bar{E}})\cdot(\bar{A}C+\bar{B})} + \overline{\bar{A}\cdot B}$$

Exam 1

Last Name, First Name

[8%] 6 Analyze the following circuit and produce a ***logic*** expression for **Z2.**



- For this problem, the expression for **Z2** should be in **minimum SOP (MSOP)** form.
- Z2 should be a function of P, Q, and R.
- For credit, show all work.

Z2 = $E(\overline{A2}\cdot A1\cdot\overline{A0} + A2\cdot\overline{A1}\cdot\overline{A0} + A2\cdot A1\cdot\overline{A0})$

$= R(\overline{P}\cdot Q\cdot Q + P\cdot\overline{Q}\cdot Q + P\cdot Q\cdot Q)$

$= R(\overline{P}\cdot Q + P\cdot Q)$

$= RQ(\overline{P}+P) = RQ$

Exam 1

Last Name, First Name

[12%] 7. MUX, logic vs. voltage.

Show below is a block diagram of a "custom-built" 4-input MUX, with a mixture of active high and active low inputs and output.



(a) Give the logic equation for Y. (2 pts.)

$Y = \overline{E} \cdot (\overline{S1} \cdot \overline{S0} \cdot D0 + \overline{S1} \cdot S0 \cdot D1 + S1 \cdot \overline{S0} \cdot D2 + S1 \cdot S0 \cdot D3)$

(b) Give the ***voltage*** table for the MUX. For maximum credit: (8 pts.)

- Order the voltage table in the "standard" order (E,S1,S0,D0,D1,D2,D3).
- Use "wild cards" or "don't cares" to condense the table.

E	S1	S0	D0	D1	D2	D3	Y	LOGIC EQUIVALENT FOR S1,S0
L	X	X	X	X	X	X	H	
H	L	L	X	L	X	X	L	01
H	L	L	X	H	X	X	H	01
H	L	H	L	X	X	X	H	00
H	L	H	H	X	X	X	L	00
H	H	L	X	X	X	L	L	11
H	H	L	X	X	X	H	H	11
H	H	H	X	X	L	X	H	10
H	H	H	X	X	H	X	L	10

(c) Visualize the logic equation of a 64-to-1 MUX. Give me the first 2 product terms of that equation and the last 2 product terms of that equation. (2 pts.)

First two product terms:

$\overline{E} \cdot \overline{S5} \cdot \overline{S4} \cdot \overline{S3} \cdot \overline{S2} \cdot \overline{S1} \cdot \overline{S0} \cdot D0 + \overline{E} \cdot \overline{S5} \cdot \overline{S4} \cdot \overline{S3} \cdot \overline{S2} \cdot \overline{S1} \cdot S0 \cdot D1$

Last two product terms:

$E \cdot S5 \cdot S4 \cdot S3 \cdot S2 \cdot S1 \cdot \overline{S0} \cdot D62 + E \cdot S5 \cdot S4 \cdot S3 \cdot S2 \cdot S1 \cdot S0 \cdot D63$

[18%] 8. Circuit analysis and flip-flops.



Given the above circuit, complete the following ***voltage*** timing diagrams.



(Note that CLR is an asynchronous clear input.)

Show propagation delays and go as far as you can.

[10%] 9. Building switch and LED circuits.



Given the above circuit, implement the circuit on the "board" below using the given components. In other words, pretend that you are actually "wiring" your board in the lab and draw in the "wires"

- Make <u>all</u> the necessary connections, including all VCC and GND connections.
- For ease of grading, use only the top 2 NAND gates.
- Be sure to draw each switch in the position (i.e., open or close) for which the switch produce a "True" value.



Laws and Theorems of Boolean Algebra

Exam 1

Last Name, First Name

Operations with 0 and 1:

1. $X + 0 = X$ 1D. $X \cdot 1 = X$
2. $X + 1 = 1$ 2D. $X \cdot 0 = 0$

Idempotent laws:

3. $X + X = X$ 3D. $X \cdot X = X$

Involution laws:

4. $(X')' = X$

Laws of complementarity:

5. $X + X' = 1$ 5D. $X \cdot X' = 0$

Commutative laws:

6. $X + Y = Y + X$ 6D. $XY = YX$

Associative laws:

7. $(X + Y) + Z = X + (Y + Z) = X + Y + Z$ 7D. $(XY)Z = X(YZ) = XYZ$

Distributive laws:

8. $X(Y + Z) = XY + XZ$ 8D. $X + YZ = (X + Y)(X + Z)$

Simplification theorems:

9. $XY + XY' = X$ 9D. $(X + Y)(X + Y') = X$
10. $X + XY = X$ 10D. $X(X + Y) = X$
11. $(X + Y')Y = XY$ 11D. $XY' + Y = X + Y$

DeMorgan's laws:

12. $(X + Y + Z + \ldots)' = X'Y'Z'$ 12D. $(XYZ\ldots)' = X' + Y' + Z'$
13. $[f(A, B, \ldots, Z, 0, 1, +, \cdot)]' = f(A', B', \ldots, Z', 1, 0, \cdot, +)$

Duality:

14. $(X + Y + Z + \ldots)^D = XYZ\ldots$ 14D. $(XYZ\ldots)^D = X + Y + Z + \ldots$
15. $[f(A, B, \ldots, Z, 0, 1, +, \cdot)]^D = f(A, B, \ldots, Z, 1, 0, \cdot, +)$

Theorems for multiplying out and factoring:

16. $(X + Y)(X' + Z) = XZ + X'Y$ 16D. $XY + X'Z = (X + Z)(X' + Y)$

Consensus theorems:

17. $XY + YZ + X'Z = XY + X'Z$ 17D. $(X + Y)(Y + Z)(X' + Z) = (X + Y)(X' + Z)$