
Remember to show ALL work here and in EVERY problem on this exam.

[10%] 1. Circuit Analysis

What is the logic equation for X in the given circuit? Do <u>not</u> simplify or transform it into an SOP or POS form. Leave the logic expression as it is after analysis. Also, draw the <u>intermediate</u> expression at the <u>input</u> to <u>each</u> gate.

- Notation reminder: A(H) is the same as A.H
- Boolean expression answers must be in **lexical order**, i.e., /A before A, A before B, etc.

EQUATION:
$$X = \overline{(A \cdot \overline{B}) + (A \cdot \overline{B} + \overline{C}) \cdot D} + \overline{E}$$



$$X = (\overline{A \cdot B}) + (\overline{A \cdot B} + \overline{C}) \cdot \overline{D} + \overline{E}$$


[10%] 2. Circuit Synthesis

note


Draw a mixed-logic circuit diagram (with the minimum number of gates) to <u>directly implement</u> the below equation. All inputs and the output can be of any activation-level desired. Be sure to **specify the desired activation levels**. Do <u>not</u> simplify this equation. You may **only use** gates available on 74HC27 chips (shown). Use as many 74HC27 chips as you need, but use the minimum number required to solve this problem.

1	1A	1	
2	18	0 1Y	12
13	1C (
3	2A))	
4	28	2Y	8
5	2C		
9	ЗА	,	
10	3B 1	34	8
11	3C (
		3	

$$F = A * B * C + C * / D * / E + A * / B * D$$




[12%] 3. Implementation of an ASM chart using J-K flip-flops



J-K characteristic table:


J	K	Q	Q+
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

- (a) Given the above ASM chart, complete the following block diagram of its implementation using the minimum number of J-K flip-flops: (2%)
 - Determine how many J-K flip-flops that are needed. 1
 - Draw in all the inputs and outputs of the combinatorial circuit.
 - Make all necessary connections to complete the block diagram (between the combinatorial circuit and the flip-flops).



Name:_____

3. (continued) (ASM chart is repeated here for your convenience/)



J-K characteristic table:

J	K	Q	Q+
0	0	0	0 1.11
0	0	1	1 nda
0	1	0	0 (
0	1	1	0_dear
1	0	0	1 ,
1	0	1	1
1	1	0	1
I	1	1	0 798

(b) Finish the implementation of the ASM by determining the **minimum sum-of-products** (MSOP) logic expressions for the following signals: (10%)

$$B = Q$$

$$D = Q + X$$

$$G = G$$

Q Q T J K 00 0 X 10 X 11 X

(If necessary, use the bottom/back of the previous page to do your work.)

[12%] 4. Given the following program segment, EQU statements, and contents of memory locations: Memory Locations

	ORG	0			
X=000C1	LDX	#\$000C	Data0	EQU	\$0026
A=\$96 2	LDAA	#150;	Data1	EQU	\$0032
X=000C1 A=\$96 2 B=\$3C3	LDAB	#60;	Data2	EQU	\$0037
A=\$P2 4	SUM_BA		Data3	EQU	\$0038
5		nstruction	Data4	EQU	\$0050
		d,e, or f)"	Data5	EQU	\$00EF
	ab		Data6	EQU	\$5000
			Data7	EQU	\$73AB
			Data8	EOU	\$73AC

Content
\$66
\$BB
\$74
\$EC
\$C3
\$AB
\$3E
\$AA
\$E2

a) Assume the 4 instructions in the above program segment have already been executed and the "next instruction" (i.e., 5th. instruction) is **LDAA 50**. Hand-assemble the LDAA instruction and fill in the blanks (including EA and register A) using **HEX**.

Note: EA is the "effective address", the actual <u>address in memory</u> where the data is loaded from in a "load" instruction (like LDAA, LDX, etc), or where the data is stored in a "store" instruction (like STAA). If no memory is accessed, write "none" for EA. `.

,	'
ADDRESS	INSTRUCTION
\$0008 ,	LDAA 50
EA = \$00	<i>32</i>
A = 5BE	<u> </u>

HEX AD	DRESS
\$0008	
\$0009	
\$000A	
\$000B	

HEX VAL	<u>UE</u>
04	Thornal 50)
32	(decend 59)
	<u>—</u>

Repeat the same problem <u>if</u> the "next instruction" is the instruction in "b", "c", "d", "e", **or** "f", again assuming instructions 1 through 4 have been executed.

b)	\$0008 LDX Data7 LDX \$73AB EA = \$73AB X = E2AA (Little endian)	\$0008
	$EA = \frac{573AB}{1}$	\$0009
	X = SEZAA (little endian)	\$000A
		\$000B

OA
AB
73
-

c)
$$\$0008$$
 STAA 38,X $000C$ 12 $\$0008$ EA = $\$00032$ Value stored = $$72$ $$0008$ $$0009$ $$0008$

10	Lace Marie As
26	(38 decimal)

d)	\$0008		LDY #\$73AB_\$0008_
,	EA = \$200	\$0009	_\$0009
	Y = \$	\$73AB	_\$000A
			\$000B


	ii iSti uction	7000	MOCKATOR!	<u> </u>
f)	\$0008 B EA = <i>MM</i>	EQ\$EF	megative).	\$0008 \$0009
	PC after this	faa.a	_	_\$000A
	instruction =	\$000A		\$000B

(D2 is not equal to 0)

Name:_____

[10%] 5. **EEPROM and SRAM**


You are given as many of the following EEPROM and SRAM devices that you need for the problem below:



You are to implement a 16Kx8 memory module, containing 8Kx8 SRAM, starting in location 0, followed immediately by 8Kx8 EEPROM.

The 16K X 8 memory module should have an "R/-W" input and a "-CE" input.

For ease of grading, draw the. 8Kx8 SRAM circuit here (i.e., show the devices & connections): Draw the 8Kx8 EEPROM circuit here (i.e., show the devices & connections):



Final Exam - Fall Semester 2006

Name:

[15%] **6. Program Execution** (Use the G-CPU information in the back of the test.)

Given the following program in EPROM memory, fill out the following cycle table that illustrates its execution:

Using the the <u>G-CPU Controller ASM</u> & Block Diagram (<u>at the end of this test</u>), complete the cycle table below. **Use as many rows as you need**.

1	Cycle#	<u>R/-</u> <u>W</u>	Addr Sel1:0	PC (Hex)	MA	<u>.R</u>	A15:0 (Hex)	<u>Data</u> (Hex)	<u>IR</u> (Hex)	<u>A</u> (Hex)	<u>B</u> (Hex)	ł	
state	1	1	00	0000	040	00	0000	01	06	32	16	7	TBA
state of	2	./	00	0000			0000	01	01	32	16		IDA
state 00	3	/	00	0001			0001	07	01	16	16	P	
state of	4	1	00	0001			000 1	07	07	16	16		
1407	5	/	00	0002	J	/	0002	01	07	16	16		STAB \$0701
state of	6	/	00	0003	04	01	0003	07	07	16	16		D
state of	7	0	0,1	0004	07	01	0701	16	07	16	16		
	8						9		The second secon	MATERIAL PROPERTY CONTROL OF THE PROPERTY OF T			
	9		MAI	conny	esta								
۲	10	4											
		1,	= 01	nemor	y R	LA	l.						
		0	= 1	nemor	y d	WA	JU.						

Name:	
INAILIE.	

[15%] 7. GCPU Assembly Programming (Use the G-CPU instruction set in back of this test.)

Write an assembly language program using only the G-CPU instructions

- There are \$25 bytes already stored in memory starting in Location \$1000
- Your program should go through the \$25 bytes and count the number of "non-zero" bytes (i.e., bytes that are not equal to \$00).
- At the end of the program, Memory Location \$0FFF should contain the count of non-zero bytes.
- To increase your chances of partial credit, comment your program.

LDAA #\$25 STAA \$ OFFE; init loop count LDX #\$1000; init indly LDAA #400 } ind byte STAA \$ OFFF } count AGAIN: LDAA O, X; load ment byte BZ NEXT LDAA \$OFFF
LDAB #\$01 \ Loyle count
SUM_BA
STAA \$OFFF NEXT : INX FIN: BRA FIN

Name:	

[16%] **8. Controller (ASM) design for the G-CPU.** (Use the G-CPU block diagram and ASM charts in the back of the test.)

Using the <u>signal names shown in controller</u> G-GPU block diagram in the back of the test, complete the ASM chart (on the next page) to implement the following 3 instructions (AND_BA, LDAA \$addr, and BEQ \$addrL), including the <u>completion of State A and State B</u>.

Notes:

- (1) In each state and conditional output, specify only the signals that should be true.
- (2) However, you should use the notation: MSA=01, MSB=10, MSC=000.
- (3) The default actions for each state should be specified to "hold" REGA and REGB and OUT = REGA.
- (4) For your convenience, the required values for MSA, MSB, and MSC are given below:

Table 1: Input source MUXs for Registers A and B.

Table 2: ALU function selection MUX. (MUX C)

MSC2:0

Action

MSA1/ MSB1	MSA0/ MSB0	Bus Selected as Input to REGA/REGB
0	0	INPUT Bus
0	1	REGA Bus
1	0	REGB Bus
1	1	OUTPUT Bus

MSC2:0	Action				
000	REGA Bus to OUTPUT Bus				
001	REGB Bus to OUTPUT Bus				
010	complement of REGA Bus to OUTPUT Bus				
011	bit wise AND REGA/REGB Bus to OUTPUT Bus				
100	bit wise OR REGA/REGB Bus to OUTPUT Bus				
101	sum of REGA Bus & REGB Bus to OUTPUT Bus				
110	shift REGA Bus left one bit to OUTPUT Bus				
	shift REGA Bus right one bit to OUTPUT Bus				
111	without sign extension				

Put the solution on the next page.

8 (continued): Put solution here:

