

COVER SHEET:

Prob. Points:

1		(10)
2		(10)
3		(10)
4		(14)
5		(14)
6		(15)
7		(15)
8		(12)

Total: | (100)

Re-Grade Information:


Remember to show ALL work here and in EVERY problem on this exam.

[10%] **1. Circuit Analysis**

What is the logic equation for X in the given circuit? Do not simplify or transform it into an SOP or POS form. Leave the logic expression as it is after analysis. Also, draw the intermediate expression at the input to each gate.

- Notation reminder: $A(H)$ is the same as $A \cdot H$
- Boolean expression answers must be in **lexical order**, i.e., $/A$ before A , A before B , etc.



EQUATION: $X = \overline{(\bar{A} \cdot B + C \cdot \bar{D} \cdot \bar{E})} \cdot \overline{(\bar{A} \cdot C + \bar{B})} + \bar{A} \cdot B$




[10%] 2. Circuit Synthesis

Draw a mixed-logic circuit diagram (with the minimum number of gates) to **directly implement** the below equation. All inputs and the output can be of any activation-level desired. Be sure to **specify the desired activation levels**. Do **not** simplify this equation. You may **only use** gates available on 74HC10 chips (shown). Use as many 74HC10 chips as you need, but use the minimum number required to solve this problem.

$$F = A \cdot B \cdot D + B \cdot \overline{C} \cdot \overline{E} + \overline{A} \cdot \overline{C} \cdot \overline{D}$$




[10%] 3. Implementation of an ASM chart using clocked S-R FFs

S-R characteristic table:


S	R	Q	Q+
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	?
1	1	1	?

(a) Given the above ASM chart, complete the following block diagram of its implementation using the minimum number of clocked S-R flip-flops: (2%)

- Determine how many clocked S-R flip-flops that are needed.
- Draw in all the inputs and outputs of the combinatorial circuit.
- Make all necessary connections to complete the block diagram (between the combinatorial circuit and the clocked S-R flip-flops).



3. (continued) (ASM chart is repeated here for your convenience)



Excitation Table
S-R characteristic table:

$Q Q^+$	$S R$	$S R Q$	Q^+
00	0X	00	0
01	10	01	0
10	01	10	1
11	X0	10	?

(b) Finish the implementation of the ASM by determining the minimum sum-of-products (MSOP) logic expressions for all the output signals: (8%)

(If necessary, use the bottom/back of the previous page to do your work.)

$Q_1 Q_0 V$	$Q_1^+ Q_0^+$	S_1	R_1	S_0	R_0	S	C	F
000	10	10	0X	0	10			
001	10	10	0X	0	10			
010	XX	XX	XX	X	XX			
011	XX	XX	XX	X	XX			
100	11	X0	10	0	0	0	0	0
101	10	X0	0X	0	0	0	0	0
110	00	01	01	Y	00	0	0	0
111	11	X0	X0	1	0	0	0	0

$$S_1 = \bar{Q}_1$$

$$R_1 = Q_0 \bar{V}$$

$$S_0 = Q_1 \bar{Q}_0 \bar{V}$$

$$R_0 = Q_0 \bar{V}$$

$$S = Q_0$$

$$C = \bar{Q}_1$$

$$F = Q_1 \bar{Q}_0 \bar{V}$$

\bar{Q}_1	\bar{Q}_0	V	S_1	R_1	\bar{Q}_1	\bar{Q}_0	V	S_0	R_0
0	0	0	10	0X	0	0	0	0	10
0	0	1	10	0X	0	0	0	0	10
0	1	0	XX	XX	0	0	0	X	XX
0	1	1	XX	XX	0	0	0	X	XX
1	0	0	X0	10	0	0	0	0	0
1	0	1	X0	0X	0	0	0	0	0
1	1	0	00	01	Y	0	0	0	0
1	1	1	X0	X0	1	0	0	0	0

\bar{Q}_1	\bar{Q}_0	V	S_1	R_1
0	0	0	10	0X
0	0	1	10	0X
0	1	0	XX	XX
0	1	1	XX	XX
1	0	0	X0	10
1	0	1	X0	0X
1	1	0	11	X0
1	1	1	X0	X0

- [14%] 4. Assume the below has already been run, and the code that follows in a, b, c, d, e, f, g will follow. Hand assemble the following instructions and fill in the blanks. EA is the 16-bit effective address. If there is no effective address, write none. (Use the G-CPU instruction set attached to this test).

	ORG	\$0032		ORG	\$0048
Data0	DC.B	\$66	Data6	DC.B	\$3E
	ORG	\$0028		ORG	\$0058
Data1	DC.B	\$A3	Data7	DC.B	\$9E
	ORG	\$002A		ORG	\$2A42
Data2	DC.B	\$74	Data8	DC.B	\$99, \$AC
	ORG	\$0038			
Data3	DC.B	\$EC		ORG	\$0000
	ORG	\$003A		LDX	#\$000A <i>X = \$000A ←</i>
Data4	DC.B	\$EC		LDAA	#3 <i>A = \$03 ←</i>
	ORG	\$0040		LDAB	#37 <i>B = \$25</i>
Data5	DC.B	\$AB		SUM_AB	<i>B = \$28 ←</i>

48 = \$30
a) ADDRESS INSTRUCTION
a) \$0008 STAB 48, X *X = 000A*
EA = \$003A *48 = \$30*
Value stored *= \$28* *003A*

	HEX ADDRESS	HEX VALUE
0008	12	
0009	30	
000A		
000B		

b) \$0008 LDAA 40 *LDAA \$28*
EA = \$0028
A = \$A3

0008	04
0009	28
000A	00
000B	

c) \$0008 LDX #Data8 *LDX #\$2A42*
EA = \$0009
X = \$2A42

0008	08
0009	42
000A	2A
000B	

d) \$0008 TBA
EA = NO EA
A = 28

0008	01
0009	
000A	
000B	

e) \$0008 LDAB Data8 *LDAB \$2A42*
EA = \$2A42
B = \$99

0008	05
0009	42
000A	2A
000B	

f) \$0008 BN \$EF
EA = NONE
PC after this
instruction *= \$000A*

0008	22
0009	EF
000A	
000B	

g) \$0008 BNE \$EF
EA = NONE
PC after this
instruction *= \$00EF*

0008	21
0009	EF
000A	
000B	


[14%] 5. EEPROM and SRAM

Given as many 256x8 EEPROM chips and 256x8 static RAM chips as needed, design a 1024x8 memory module (with a CS) that has 512x8 of RAM at the lowest addresses and 512x8 of EEPROM at the highest addresses. The 512x8 of RAM must start at address 0 and the first address of the 512x8 of EEPROM must immediately follow the last RAM address. Add the minimum number of additional components required. Make sure the EEPROM is NEVER enabled during a write cycle and the RAM is enabled for both read and write cycles. The EEPROM and SRAM devices have active low CS and the SRAM devices have a R/W control signal.

- (2%) a) What is the address range for each of the memory components (in binary and in hex)?

SRAM-A 00_n0000_n0000 - 00_n1111_n1111 \$000-\$OFF
 SRAM-B 01_n0000_n0000 - 01_n1111_n1111 \$100-\$1FF
 EEPROM-C 10_n0000_n0000 - 10_n1111_n1111 \$200-\$2FF
 EEPROM-D 11_n0000_n0000 - 11_n1111_n1111 \$300-\$3FF

- (12%) b) Design the required memory device below. Make sure you show the memory module's inputs and outputs and all the individual memory component devices. Use labels instead of wires in the design.



- [15%] 6. **HAND Assembly** The following program finds all occurrences of \$37 in a table with an \$FF end of table marker and replaces them with \$AA. It uses the G-CPU instruction set attached to this test. Hand assemble the program in the space given.

TABLE	Address (Hex)	Data (Hex)	Program
	0100	10	ORG \$100
	0101	37	Table DC.B \$10,\$37,\$CC,\$37,\$15
	0102	CC	EOT DC.B \$FF
	0103	37	NEW EQU \$AA
	0104	15	OLD EQU \$C8
EOT	0105	FF	ORG \$200
STRT	0200	08	STRT LDX #Table
	0201	00	LOOP LDAB COMB
LOOP	0202	01	LDAA 0,X
	0203	05	SUM_BA
	0204	05	BEQ QUIT
	0205	01	LDAA 0,X
	0206	1B	LDAB #OLD LDAB #C8
	0207	0C	SUM_BA
	0208	00	BNE NOSW
	0209	14	LDAA #NEW LDAA #\$AA
	020A	20	STAA 0,X
	020B	1A	NOSW INX
	020C	0C	BNE LOOP
	020D	00	QUIT BEQ QUIT
	020E	03	BNE NOSW
	020F	C8	LDAA #NEW LDAA #\$AA
	0210	14	STAA 0,X
	0211	21	INX
NOSW	0212	17	BNE LOOP
QUIT	0213	02	BEQ QUIT
	0214	A4	
	0215	10	
	0216	00	
	0217	30	
	0218	Z1	
	0219	03	
	021A	20	
	021B	1A	
	021C		

[15%] 7. **GCPU Assembly Programming** (Use the G-CPU instruction set attached to this test)

Write an entire G-CPU program to copy all the positive values in a table called TAB1 (beginning at address \$3000) to another table called TAB2 (beginning at address \$7000). TAB1 has 200 1-byte values already in memory. There is a 16-KB ROM for your program, starting at address 0 and a 32-KB SRAM, starting at \$4000 for data. Be sure to initialize all necessary values, variables, etc., i.e., assume no initializations are done for you. Be sure to properly terminate the program (so it does not execute past the end of your program). **Use labels instead of numbers in assembly instructions wherever possible.**

[12%] 8. G-CPU Instruction Design (See the G-CPU Next State Table attached to this test)


We want to implement a new instruction for the GCPU. The new instruction will be denoted as **SBAM** **addr**. It adds the content of register B to register A (like SUM_BA). But, it also stores the result into memory at location “addr”. The **new opcode** for this instruction will be designated as \$32 and the **next state available** in the Controller’s ASM is \$34. Show the additional states required to implement this new instruction in the Controller’s ASM below and show all controller output signals that must be true in each new state for this new instruction:

Assume: R-W is True for Read and False for Write.

Control Signals: PC_INC, PC_LD_Upper, PC_LD_Lower, MAR_INC, MAR_LD_Upper, MAR_LD_Lower, X_INC, X_LD_Upper, X_LD_Lower, Y_INC, Y_LD_Upper, Y_LD_Lower, IR_LD, R-W, ADDR_SEL1:0, XD LD, YD LD

Note1: The controller output signals are also shown in the G CPU Block Diagram for reference.

Fill in the ASM for SBAM \$addr (12 pts.):




GCPU Instructions**Data Movement Instructions:**

Opcode	Instruction	Operand	Description	# of States
0	TAB	none	Transfer A to B (inherent addressing)	2
1	TBA	none	Transfer B to A (inherent addressing)	2
2	LDAA #data	8 bit data	Load A with immediate data (immediate addr.)	3
3	LDAB #data	8 bit data	Load B with immediate data (immediate addr.)	3
4	LDAA addr	16 bit address	Load A with data from memory location addr (extended addressing)	5
5	LDAB addr	16 bit address	Load B with data from memory location addr (extended addressing)	5
6	STAA addr	16 bit address	Store data in A to memory location addr (extended addressing)	5
7	STAB addr	16 bit address	Store data in B to memory location addr (extended addressing)	5
8	LDX #data	16 bit data	Load X with immediate data (immediate addr.)	4
9	LDY #data	16 bit data	Load Y with immediate data (immediate addr.)	4
A	LDX addr	16 bit addr	Load X with data from memory location addr. (extended addressing)	6
B	LDY addr	16 bit addr	Load Y with data from memory location addr. (extended addressing)	6
C	LDAA dd,X	8 bit displacement	Load A with data from memory location pointed to by X + dd (indexed addressing)	4
D	LDAA dd,Y	8 bit displacement	Load A with data from memory location pointed to by Y + dd (indexed addressing)	4
E	LDAB dd,X	8 bit displacement	Load B with data from memory location pointed to by X + dd (indexed addressing)	4
F	LDAB dd,Y	8 bit displacement	Load B with data from memory location pointed to by Y + dd (indexed addressing)	4
10	STAA dd,X	8 bit displacement	Store data in A to memory location pointed to by X + dd (indexed addressing)	4
11	STAA dd,Y	8 bit displacement	Store data in A to memory location pointed to by Y + dd (indexed addressing)	4
12	STAB dd,X	8 bit displacement	Store data in B to memory location pointed to by X + dd (indexed addressing)	4
13	STAB dd,Y	8 bit displacement	Store data in B to memory location pointed to by Y + dd (indexed addressing)	4

14	SUM BA	none	Sum A, B and place in A (inherent addressing)	2
15	SUM AB	none	Sum A, B and place in B (inherent addressing)	2
16	AND_BA	none	AND A, B and place in A (inherent addressing)	2
17	AND_AB	none	AND A, B and place in B (inherent addressing)	2
18	OR_BA	none	OR A, B and place in A (inherent addressing)	2
19	OR_AB	none	OR A, B and place in B (inherent addressing)	2
1A	COMA	none	Complement contents in A (inherent addressing)	2
1B	COMB	none	Complement contents in B (inherent addressing)	2
1C	SHFA_L	none	Shift A left by one bit (inherent addressing)	2
1D	SHFA_R	none	Shift A right by one bit (inherent addressing)	2
1E	SHFB_L	none	Shift B left by one bit (inherent addressing)	2
1F	SHFB_R	none	Shift B right by one bit (inherent addressing)	2
30	INX	none	Increment X (inherent addressing)	2
31	INY	none	Increment Y (inherent addressing)	2
20	BEQ	addrL	Branch if A = 0, i.e., Z Flag = 1 (absolute addressing)	3
21	BNE	addrL	Branch if A ≠ 0, i.e., Z Flag = 0 (absolute addressing)	3
22	BN	addrL	Branch if A is negative, i.e., N Flag = 1 (absolute addressing)	3
23	BP	addrL	Branch if A is positive (or zero), i.e., N Flag = 0 (absolute addressing)	3

Special Notes

1. Z flag and N flag are only set and cleared by the contents in register A.
2. A branch is accomplished by moving the operand address "addr" to the lower byte of the PC. The upper byte of the PC remains unchanged after a branch.
3. The Branch Instructions use absolute addressing where only the low byte of the address is used as an operand. If the branch condition is met, the high byte of the PC is unchanged and the low byte takes the value of the operand (addrL).

GCPU Block Diagram

MSA1/ MSB1	MSA0/ MSB0	Bus Selected as Input to REGA/REGB
0	0	INPUT Bus
0	1	REGA Output Bus
1	0	REGB Output Bus
1	1	OUTPUT Bus

MSC2:0	Action
000	REGA Bus to OUTPUT Bus
001	REGB Bus to OUTPUT Bus
010	complement of REGA Bus to OUTPUT Bus
011	bit wise AND REGA/REGB Bus to OUTPUT Bus
100	bit wise OR REGA/REGB Bus to OUTPUT Bus
101	sum of REGA Bus & REGB Bus to OUTPUT Bus
110	shift REGA Bus left one bit to OUTPUT Bus
111	shift REGA Bus right one bit to OUTPUT Bus (without sign extension)

Partial GCPU Next State Table

Prev State	Opcode	Flags	Next State	Mux Select			Control		REG INC	ADDR SEL	PC	MAR	X,Y Loading		Disp Regs	Present State Function
				MSA [1..0]	MSB [1..0]	MSC [3..0]	IR LD	R /W					LD L/U	L/U	XD_LD YD_LD	
Q[5..0]	IR[5..0]	Z,N	D[5..0]	000001	01	10	0000	1	1	0000	00	00	00	00	00	generic instruction fetch
000000	XXXXXX	XX	000000	000000	01	01	0000	0	1	1000	00	00	00	00	00	Transfer A to B (TAB)
000001	000000	XX	000000	000000	10	10	0000	0	1	1000	00	00	00	00	00	Transfer B to A (TBA)
000001	000010	XX	000010	01	10	0000	0	1	1000	00	00	00	00	00	00	LDAA #data, state 1
000010	XXXXXX	XX	000000	00	10	0000	0	1	1000	00	00	00	00	00	00	LDAA #data, state 2
000001	000011	XX	000011	01	10	0000	0	1	1000	00	00	00	00	00	00	LDAB #data, state 1
000011	XXXXXX	XX	000000	01	00	0001	0	1	1000	00	00	00	00	00	00	LDAB #data, state 3
000001	000100	XX	000100	01	10	0000	0	1	1000	00	00	00	00	00	00	LDAA addr, state 1
000100	XXXXXX	XX	000101	01	10	0000	0	1	1000	00	00	10	00	00	00	LDAA addr, state 4
000101	XXXXXX	XX	000110	01	10	0000	0	1	1000	00	00	01	00	00	00	LDAA addr, state 5
000110	XXXXXX	XX	000000	00	10	0000	0	1	0000	01	00	00	00	00	00	LDAA addr, state 6
000001	000101	XX	000111	01	10	0000	0	1	1000	00	00	00	00	00	00	LDAB addr, state 1
000111	XXXXXX	XX	001000	01	10	0000	0	1	1000	00	00	10	00	00	00	LDAB addr, state 7
001000	XXXXXX	XX	001001	01	10	0000	0	1	1000	00	00	01	00	00	00	LDAB addr, state 8
001001	XXXXXX	XX	000000	01	00	0000	0	1	0000	01	00	00	00	00	00	LDAB addr, state 9
000001	000110	XX	001010	01	10	0000	0	1	1000	00	00	00	00	00	00	STAA addr, state 1
001010	XXXXXX	XX	001011	01	10	0000	0	1	1000	00	00	10	00	00	00	STAA addr, state A
001011	XXXXXX	XX	001100	01	10	0000	0	1	1000	00	00	01	00	00	00	STAA addr, state B
001100	XXXXXX	XX	000000	01	10	0000	0	0	0000	01	00	00	00	00	00	STAA addr, state C
000001	000111	XX	001101	01	10	0000	0	1	1000	00	00	00	00	00	00	STAB addr, state 1
001101	XXXXXX	XX	001110	01	10	0000	0	1	1000	00	00	10	00	00	00	STAB addr, state D
001110	XXXXXX	XX	001111	01	10	0000	0	1	1000	00	00	01	00	00	00	STAB addr, state E
001111	XXXXXX	XX	000000	01	10	0001	0	0	0000	01	00	00	00	00	00	STAB addr, state F
000001	010100	XX	000000	11	10	0010	0	1	1000	00	00	00	00	00	00	SUM BA state 1
000001	010101	XX	000000	01	11	0010	0	1	1000	00	00	00	00	00	00	SUM AB state 1
000001	010110	XX	000000	11	10	0011	0	1	1000	00	00	00	00	00	00	AND BA state 1
000001	010111	XX	000000	01	11	0011	0	1	1000	00	00	00	00	00	00	AND AB state 1
000001	100011	X0	110010	01	10	0000	0	1	1000	00	00	00	00	00	00	BP addr state 1
000001	100011	X1	110011	01	10	0000	0	1	1000	00	00	00	00	00	00	BP addr state 1
110010	XXXXXX	XX	000000	01	10	0000	0	1	0000	00	10	00	00	00	00	BP addr state 32
110011	XXXXXX	XX	000000	01	10	0000	0	1	1000	00	00	00	00	00	00	BP addr state 33
000001	110000	XX	000000	01	10	0000	0	1	1010	00	00	00	00	00	00	Increment X (INX)
000001	110001	XX	000000	01	10	0000	0	1	1001	00	00	00	00	00	00	Increment Y (INY)