EEL 3701 - Digital Logic \& Computer Systems
Final Exam - Fall Semester 2007
Name: $\qquad$

## COVER SHEET:

Prob. Points:


Re-Grade Information:
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

Remember to show ALL work here and in EVERY problem on this exam.
[10\%] 1. Circuit Analysis
What is the logic equation for X in the given circuit? Do not simplify or transform it into an SOP or POS form. Leave the logic expression as it is after analysis. Also, draw the intermediate expression at the input to each gate.

- Notation reminder: $A(H)$ is the same as A.H
- Boolean expression answers must be in lexical order, i.e., IA before $A, A$ before $B$, etc.


## EQUATION: $\mathbf{X}=$

$\qquad$

$\qquad$

## [10\%] 2. Circuit Synthesis

Draw a mixed-logic circuit diagram (with the minimum number of gates) to directly implement the below equation. All inputs and the output can be of any activation-level desired. Be sure to specify the desired activation levels. Do not simplify this equation. You may only use gates available on 74 HC 10 chips (shown). Use as many 74 HC 10 chips as you need, but use the minimum number required to solve this problem.

## $\mathrm{F}=\mathrm{A} * \mathrm{~B} * \mathrm{D}+\mathrm{B} * / \mathrm{C} * / \mathrm{E}+/ \mathrm{A}{ }^{*} \mathrm{C}^{*} / \mathrm{D}$


$\qquad$

## [10\%] 3. Implementation of an ASM chart using clocked S-R FFs



## S-R characteristic table:

| S | R | Q | $\mathrm{Q}+$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | $?$ |
| 1 | 1 | 1 | $?$ |

(a) Given the above ASM chart, complete the following block diagram of its implementation using the minimum number of clocked S-R flip-flops: (2\%)

- Determine how many clocked S-R flip-flops that are needed.
- Draw in all the inputs and outputs of the combinatorial circuit.
- Make all necessary connections to complete the block diagram (between the combinatorial circuit and the clocked S-R flip-flops).

$\qquad$

3. (continued) (ASM chart is repeated here for your convenience)


S-R characteristic table:

| S | R | Q | $\mathrm{Q}+$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | $?$ |
| 1 | 1 | 1 | $?$ |

(b) Finish the implementation of the ASM by determining the minimum sum-of-products (MSOP) logic expressions for all the output signals: (8\%)
(If necessary, use the bottom/back of the previous page to do your work.)
$\qquad$
[14\%] 4. Assume the below has already been run, and the code that follows in a, b, c, d, e, f, g will follow. Hand assemble the following instructions and fill in the blanks. EA is the 16-bit effective address. If there is no effective address, write none. (Use the G-CPU instruction set attached to this test).

|  | ORG | \$0032 |  | ORG | \$0048 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data0 | DC.B | \$66 | Data6 | DC.B | \$3E |
|  | ORG | \$0028 |  | ORG | \$0058 |
| Data1 | DC.B | \$A3 | Data7 | DC.B | \$9E |
|  | ORG | \$002A |  | ORG | \$2A42 |
| Data2 | DC. B | \$74 | Data8 | DC.B | \$99, \$AC |
|  | ORG | \$0038 |  |  |  |
| Data3 | DC.B | \$EC |  | ORG | \$0000 |
|  | ORG | \$003A |  | LDX | \#\$000A |
| Data4 | DC.B | \$EC |  | LDAA | \#3 |
|  | ORG | \$0040 |  | LDAB | \#37 |
| Data5 | DC.B | \$AB |  | SUM_AB |  |

ADDRESS INSTRUCTION
a) $\$ 0008$ STAB $48, X$

EA = $\qquad$
Value stored = $\qquad$
b) $\$ 0008$ LDAA 40

EA = $\qquad$
A = $\qquad$
c) $\$ 0008$

LDX \#Data8
EA = $\qquad$
X = $\qquad$
d) $\$ 0008$

TBA
EA = $\qquad$
A = $\qquad$
e) $\$ 0008$ LDAB Data8

EA = $\qquad$
B = $\qquad$
f) $\$ 0008$

BN \$EF
EA =
PC after this
instruction = $\qquad$
g) \$0008 BNE \$EF

EA =
PC after this
instruction = $\qquad$

HEX ADDRESS
-0008-
$-\overline{0009}-$ -000B
$-\frac{0008}{0009}-$
000A--000B
$-\underline{0008}-$ $-\overline{000 \mathrm{~A}}-$

$\qquad$
-0009 - 0
-000B
-0008 - 0
$-000 \mathrm{~A}-$
-000B
-0008
$-\frac{0009}{-000 \mathrm{~A}}-$
$-\underline{000 \mathrm{AB}}-$

HEX VALUE
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
[14\%] 5. EEPROM and SRAM
Given as many 256x8 EEPROM chips and 256x8 static RAM chips as needed, design a 1024x8 memory module (with a CS) that has $512 \times 8$ of RAM at the lowest addresses and 512x8 of EEPROM at the highest addresses. The 512x8 of RAM must start at address 0 and the first address of the 512x8 of EEPROM must immediately follow the last RAM address. Add the minimum number of additional components required. Make sure the EEPROM is NEVER enabled during a write cycle and the RAM is enabled for both read and write cycles. The EEPROM and SRAM devices have active low CS and the SRAM devices have a R/W control signal.
(2\%) a) What is the address range for each of the memory components (in binary and in hex)?

SRAM
EEPROM
(12\%) b) Design the required memory device below. Make sure you show the memory module's inputs and outputs and all the individual memory component devices. Use labels instead of wires in the design.

EEL 3701 - Digital Logic \& Computer Systems
Final Exam - Fall Semester 2007
Name: $\qquad$
[15\%] 6. HAND Assembly The following program finds all occurrences of $\$ 37$ in a table with an \$FF end of table marker and replaces them with \$AA. It uses the G-CPU instruction set attached to this test. Hand assemble the program in the space given.

| Address <br> (Hex) | Data <br> (Hex) |
| :--- | :--- |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |


| Program |  |  |
| :--- | :--- | :--- |
|  | ORG | \$100 |
| Table | DC.B | \$10,\$37,\$CC,\$37,\$15 |
| EOT | DC.B | \$FF |
| NEW | EQU | \$AA |
| OLD | EQU | \$C8 |
|  | ORG | \$200 |
| STRT | LDX | \#Table |
| LOOP | LDAB | EOT |
|  | COMB |  |
|  | LDAA | 0,X |
|  | SUM_BA |  |
|  | BEQ | QUIT |
|  | LDAA | 0,X |
|  | LDAB | \#OLD |
|  | SUM_BA |  |
|  | BNE | NOSW |
|  | LDAA | \#NEW |
|  | STAA | 0,X |
| NOSW | INX |  |
|  | BNE | LOOP |
| QUIT | BEQ | QUIT |

[15\%] 7. GCPU Assembly Programming (Use the G-CPU instruction set attached to this test) Write an entire G-CPU program to copy all the positive values in a table called TAB1 (beginning at address $\$ 3000$ ) to another table called TAB2 (beginning at address $\$ 7000$ ). TAB1 has 200 1-byte values already in memory. There is a $16-\mathrm{KB}$ ROM for your program, starting at address 0 and a 32-KB SRAM, starting at $\$ 4000$ for data. Be sure to initialize all necessary values, variables, etc., i.e., assume no initializations are done for you. Be sure to properly terminate the program (so it does not execute past the end of your program). Use labels instead of numbers in assembly instructions wherever possible.

| Labels | Instructions | Comments |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

$\qquad$
[12\%] 8. GCPU Instruction Design (See the G-CPU Next State Table attached to this test) We want to implement a new instruction for the GCPU. The new instruction will be denoted as SBAM addr. It added the content of register B to register A (like SUM_BA). But, it also stores the result into memory at location "addr". The new opcode for this instruction will be designated as $\$ 32$ and the next state available in the Controller's ASM is $\$ 34$. Show the additional states required to implement this new instruction in the Controller's ASM below and show all controller output signals that must be true in each new state for this new instruction:

Assume: $\quad$ R/-W is True for Read and False for Write.
Control Signals: PC_INC, PC_LD_Upper, PC_LD_Lower, MAR_INC, MAR_LD_Upper, MAR_LD_Lower, X_INC, X_LD_Upper, X_LD_Lower, Y_INC, Y_LD_Upper, Y_LD_Lower, IR_LD, R/-W, ADDR_SEL1:0, XD_LD, YD_LD

Note1: The controller output signals are also shown in the G CPU Block Diagram for reference.
Fill in the ASM for SBAM \$addr (12 pts.):


## GCPU Instructions

Data Movement Instructions:

| Opcode | Instruction | Operand | Description | $\begin{array}{\|c} \hline \text { \# of } \\ \text { States } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | TAB | none | Transfer A to B (inherent addressing) | 2 |
| 1 | TBA | none | Transfer B to A (inherent addressing) | 2 |
| 2 | LDAA \#data | 8 bit data | Load A with immediate data (immediate addr.) | 3 |
| 3 | LDAB \#data | 8 bit data | Load B with immediate data (immediate addr.) | 3 |
| 4 | LDAA addr | 16 bit address | Load A with data from memory location addr (extended addressing) | 5 |
| 5 | LDAB addr | 16 bit address | Load B with data from memory location addr (extended addressing) | 5 |
| 6 | STAA addr | 16 bit address | Store data in A to memory location addr (extended addressing) | 5 |
| 7 | STAB addr | 16 bit address | Store data in B to memory location addr (extended addressing) | 5 |
| 8 | LDX \#data | 16 bit data | Load X with immediate data (immediate addr.) | 4 |
| 9 | LDY \#data | 16 bit data | Load Y with immediate data (immediate addr.) | 4 |
| A | LDX addr | 16 bit addr | Load X with data from memory location addr. (extended addressing) | 6 |
| B | LDY addr | 16 bit addr | Load Y with data from memory location addr. (extended addressing) | 6 |
| C | LDAA dd, X | 8 bit displacement | Load A with data from memory location pointed to by $\mathrm{X}+\mathrm{dd}$ (indexed addressing) | 4 |
| D | LDAA dd, Y | 8 bit displacement | Load $\mathbf{A}$ with data from memory location pointed to by Y + dd (indexed addressing) | 4 |
| E | LDAB dd, X | 8 bit displacement | Load B with data from memory location pointed to by X + dd (indexed addressing) | 4 |
| F | LDAB dd, Y | 8 bit displacement | Load B with data from memory location pointed to by Y + dd (indexed addressing) | 4 |
| 10 | STAA dd, X | 8 bit displacement | Store data in A to memory location pointed to by X +dd (indexed addressing) | 4 |
| 11 | STAA dd, Y | 8 bit displacement | Store data in A to memory location pointed to by Y <br> +dd (indexed addressing) | 4 |
| 12 | STAB dd, X | 8 bit displacement | Store data in B to memory location pointed to by X + dd (indexed addressing) | 4 |
| 13 | STAB dd, Y | 8 bit displacement | Store data in B to memory location pointed to by $\mathrm{Y}+$ dd (indexed addressing) | 4 |


| 14 | SUM BA | none | Sum A, B and place in A (inherent addressing) | 2 |
| :--- | :--- | :--- | :--- | :---: |
| 15 | SUM_AB | none | Sum A, B and place in B (inherent addressing) | 2 |
| 16 | AND_BA | none | AND A, B and place in A (inherent addressing) | 2 |
| 17 | AND_AB | none | AND A, B and place in B (inherent addressing) | 2 |
| 18 | OR BA | none | OR A, B and place in A (inherent addressing) | 2 |
| 19 | OR_AB | none | OR A, B and place in B (inherent addressing) | 2 |
| $1 A$ | COMA | none | Complement contents in A (inherent addressing) | 2 |
| 1 B | COMB | none | Complement contents in B (inherent addressing) | 2 |
| $1 C$ | SHFA_L | none | Shift A left by one bit (inherent addressing) | 2 |
| $1 D$ | SHFA_R | none | Shift A right by one bit (inherent addressing) | 2 |
| $1 E$ | SHFB L | none | Shift B left by one bit (inherent addressing) | 2 |
| $1 F$ | SHFB R | none | Shift B right by one bit (inherent addressing) | 2 |
| 30 | INX | none | Increment X (inherent addressing) | 2 |
| 31 | INY | none | Increment Y (inherent addressing) | 2 |


| 20 | BEQ | addrL | Branch if A - 0, i.e., Z Flag - 1 (absolute <br> addressing) | 3 |
| :---: | :--- | :--- | :--- | :---: |
| 21 | BNE | addrL | Branch if A $\neq 0$, i.e., Z Flag - 0 (absolute <br> addressing) | 3 |
| 22 | BN | addrL | Branch if A is negative, i.e., N Flag - 1 <br> (absolute addressing) | 3 |
| 23 | BP | addrL | Branch if A is positive (or zero), i.e., N Flag - 0 <br> (absolute addressing) | 3 |

Special Notes

1. Z flag and N flag are only set and cleared by the contents in register A .
2. A branch is accomplished by moving the operand address "addr" to the lower byte of the PC. The upper byte of the PC remains unchanged after a branch.
3. The Branch Instructions use absolute addressing where only the low byte of the address is used as an operand. If the branch condition is met, the high byte of the PC is unchanged and the low byte takes the value of the operand (addrL).
$\qquad$

## GCPU Block Diagram



| MSA1/ <br> MSB1 | MSA0/ <br> MSB0 | Bus Selected as Input <br> to REGA/REGB |
| :---: | :---: | :--- |
| 0 | 0 | INPUT Bus |
| 0 | 1 | REGA Output Bus |
| 1 | 0 | REGB Output Bus |
| 1 | 1 | OUTPUT Bus |


| MSC2:0 | Action |
| :---: | :--- |
| 000 | REGA Bus to OUTPUT Bus |
| 001 | REGB Bus to OUTPUT Bus |
| 010 | complement of REGA Bus to OUTPUT Bus |
| 011 | bit wise AND REGA/REGB Bus to OUTPUT Bus |
| 100 | bit wise OR REGA/REGB Bus to OUTPUT Bus |
| 101 | sum of REGA Bus \& REGB Bus to OUTPUT Bus |
| 110 | shift REGA Bus left one bit to OUTPUT Bus |
| 111 | shift REGA Bus right one bit to OUTPUT Bus <br> (without sign extension) |

Final Exam - Fall Semester 2007
Name: $\qquad$

## Partial GCPU Next State Table

| Pres State | Opcode | Flags | Next State | Mux Select |  |  | Contral |  | $\begin{aligned} & \text { REG } \\ & \text { INC } \end{aligned}$ | $\begin{aligned} & \text { ADDR } \\ & \text { SEL } \end{aligned}$ | PC | MAR | $\mathbf{X}, \mathbf{Y}$ <br> Leading |  | Disp <br> Regs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q[5.0] | IR[5.0] | Z N | D[5.0] | $\begin{aligned} & \text { MSA } \\ & {[1 . .0]} \end{aligned}$ | $\begin{aligned} & \text { MSB } \\ & {[1 . .0]} \end{aligned}$ | $\begin{aligned} & \text { MSC } \\ & {[3.0]} \end{aligned}$ | $\begin{aligned} & \text { IR } \\ & \text { LD } \end{aligned}$ | $\begin{gathered} \mathbf{R} \\ / \mathbf{W} \end{gathered}$ | $\begin{gathered} \text { PC } \\ \text { MAR } \\ \mathbf{X Y} \\ \hline \end{gathered}$ | ADDR SEL [1..0] | $\begin{aligned} & \hline \mathrm{PC} \\ & \mathrm{LD} \\ & \mathbf{L} / \mathbf{U} \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { MAR } \\ \text { LD } \\ \text { L/U } \\ \hline \end{gathered}$ | $\begin{gathered} \mathbf{X} \\ \mathbf{L D} \\ \mathbf{L} / \mathrm{U} \\ \hline \end{gathered}$ | $\begin{gathered} \mathbf{Y} \\ \mathbf{L D} \\ \mathbf{L} \mathbf{U} \\ \hline \end{gathered}$ | $\begin{aligned} & \text { XD_LD } \\ & \text { YD_LD } \end{aligned}$ | Present State Function |
| 000000 | XXXXXX | XX | 0000001 | 01 | 10 | 0000 | 1 | 1 | 0000 | 00 | 00 | 00 | 00 | 00 | 00 | generic instruction fetch |
| 000001 | 000000 | XX | 0000000 | 01 | 01 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | Transfer A to B (TAB) |
| 000001 | 000001 | XX | 0000000 | 10 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | Transfer B to A (TBA) |
| 000001 | 000010 | XX | 000010 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | LDAA \#data, state 1 |
| 000010 | XXXXXX | XX | 0000000 | 00 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | LDAA \#data, state 2 |
| 000001 | 000011 | XX | 0000011 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | LDAB \#data, state 1 |
| 000011 | XXXXXX | XX | 0000000 | 01 | 00 | 0001 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | LDAB \#data, state 3 |
| 000001 | 000100 | XX | 000100 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | LDAA addr, state 1 |
| 000100 | XXXXXX | XX | 000101 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 10 | 00 | 00 | 00 | LDAA addr, state 4 |
| 000101 | XXXXXX | XX | 000110 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 01 | 00 | 00 | 00 | LDAA addr, state 5 |
| 000110 | XXXXXX | XX | 0000000 | 00 | 10 | 0000 | 0 | 1 | 0000 | 01 | 00 | 00 | 00 | 00 | 00 | LDAA addr, state 6 |
| 000001 | 000101 | XX | 000111 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | LDAB addr, state 1 |
| 000111 | XXXXXX | XX | 001000 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 10 | 00 | 00 | 00 | LDAB addr, state 7 |
| 001000 | XXXXXX | XX | 001001 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 01 | 00 | 00 | 00 | LDAB addr, state 8 |
| 001001 | XXXXXX | XX | 0000000 | 01 | 00 | 0000 | 0 | 1 | 0000 | 01 | 00 | 00 | 00 | 00 | 00 | LDAB addr, state 9 |
| 000001 | 000110 | XX | 001010 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | STAA addr, state 1 |
| 001010 | XXXXXX | XX | 001011 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 10 | 00 | 00 | 00 | STAA addr, state A |
| 001011 | XXXXXX | XX | 001100 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 01 | 00 | 00 | 00 | STAA addr, state B |
| 001100 | XXXXXX | XX | 000000 | 01 | 10 | 0000 | 0 | 0 | 0000 | 01 | 00 | 00 | 00 | 00 | 00 | STAA addr, state C |
| 000001 | 000111 | XX | 001101 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | STAB addr, state 1 |
| 001101 | XXXXXX | XX | 001110 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 10 | 00 | 00 | 00 | STAB addr, state D |
| 001110 | XXXXXX | XX | 001111 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 01 | 00 | 00 | 00 | STAB addr, state E |
| 001111 | XXXXXX | XX | 0000000 | 01 | 10 | 0001 | 0 | 0 | 0000 | 01 | 00 | 00 | 00 | 00 | 00 | STAB addr, state F |
| 000001 | 010100 | XX | 000000 | 11 | 10 | 0010 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | SUM BA state 1 |
| 000001 | 010101 | XX | 0000000 | 01 | 11 | 0010 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | SUM AB state 1 |
| 000001 | 010110 | XX | 0000000 | 11 | 10 | 0011 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | AND BA state 1 |
| 000001 | 010111 | XX | 000000 | 01 | 11 | 0011 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | AND_AB state 1 |
| 000001 | 100011 | X0 | 110010 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | BP addr state 1 |
| 000001 | 100011 | X1 | 110011 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | BP addr state 1 |
| 110010 | XXXXXX | XX | 000000 | 01 | 10 | 0000 | 0 | 1 | 0000 | 00 | 10 | 00 | 00 | 00 | 00 | BP addr state 32 |
| 110011 | XXXXXX | XX | 000000 | 01 | 10 | 0000 | 0 | 1 | 1000 | 00 | 00 | 00 | 00 | 00 | 00 | BP addr state 33 |
| 000001 | 110000 | XX | 0000000 | 01 | 10 | 0000 | 0 | 1 | 1010 | 00 | 00 | 00 | 00 | 00 | 00 | Increment X (INX) |
| 000001 | 110001 | XX | 0000000 | 01 | 10 | 0000 | 0 | 1 | 1001 | 00 | 00 | 00 | 00 | 00 | 00 | Increment Y (INY) |

