EEL 3701 - Digital Logic \& Computer Systems
Final Exam - Fall Semester 2008
Name: $\qquad$

## COVER SHEET:

Prob. Points:

| 1 |  |
| :---: | :--- |
| 2 |  |
| 3 |  |
| 4 |  |
| 5 |  |
| 6 |  |
| 7 |  |
| 8 |  |
| 9 |  |

(8)
(10)
(12)
(10)
(12)
(12)
(12)
(12)
(12)

Total: $\square$ (100)

Re-Grade Information:
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

Remember to show ALL work here and in EVERY problem on this exam.

## [8\%] 1. Circuit Analysis



NOTE: To obtain partial credit, label intermediate signals.
(a) Analyze the above circuit and derive the logic equation for Z1. (4 pts.)

Do not reduce or transform the logic expression (except for the "double inversions"). Put the logic equation for the Z1 "as it is".

Z1 =
(b) Complete the following VOLTAGE table for Z2. Use "L" for low voltage, "H" for high voltage, "( $Z$ )" for high impedance. Also use " $X$ " for don't cares (and wild cards) to reduce the table size. (4 pts.)

$\qquad$
[10\%] 2. You have five total gates available from these two chips, a single 74'00 and a single 74'02 (i.e., 5 total gates from any combination of $74^{\prime} 00$ and $74{ }^{\prime} 02$ gates). Draw a mixed-logic circuit diagram for the below equation using only the available gates. Do not simplify this equation. Specify the desired activation levels to accomplish the required design and add appropriate pin numbers.
(Check carefully that you see all the horizontal lines (NOT operators) in the equation.)

$$
Y=\overline{A \bar{B} \bar{C}+\overline{\bar{A}+D}}
$$



A( )
B( )
C( )
D( )

EEL 3701 - Digital Logic \& Computer Systems
Final Exam - Fall Semester 2008
Name: $\qquad$
[12\%] 3. ASM Implementation
The ASM Flow Chart below is implemented in the EPROM based system below:
NC = No Connect


[3\%]
3A. Create a Next State (logic) Table for the design to answer questions on the next page:

$\qquad$
[3\%] 3B. Show the EPROM Addresses and corresponding Data that must be programmed for this design: Use ' 0 ' for any don't cares or wild card values.

| Address (Hex) | Data (binary) | Data (Hex) |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
|  |  |  |

[3\%] 3C. If X.H is changed to X.L, show the EPROM Address and corresponding Data that must be programmed for this new design:

| Address (Hex) | Data (binary) | Data (Hex) |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
|  |  |  |

[3\%] 3D. If A.H \& B.H are changed to A.L \& B.L (and X.H), show the EPROM Address and corresponding Data that must be programmed for this new design:

| Address (Hex) | Data (binary) $\quad$ Data (Hex) |
| :--- | :--- | :--- |
|  |  |
|  |  |
|  |  |

$\qquad$
[10\%] 4. ASM Analysis
Complete the timing diagram for this ASM. Show small propagation delays. Assume that each of the flip-flops used are rising-edge triggered. This system has an asynchronous reset (Reset) to the state "Turn". What is the next state to the after the below timing diagram below ends? [Abbreviations: DR=Done Rotation, LF=Line Follow, Intr=Intersection, |A=Identify Animal]


Name: $\qquad$

## 5. GCPU Assembly Programming

Write an assembly language program using only the G-CPU instructions (in back of this test)

- There is a non-zero byte of data (INBYTE) already stored in Location \$1000.
- Also there are an unknown number of bytes already stored in memory starting in Location $\$ 1001$ (equated to TABLE). All bytes in the table have non-zero value except for the last byte (i.e., last byte is $\$ 00$ ).
- Complete the following program to do the following to each byte in the table:
- add INBYTE to the byte in the table if the byte in the table is positive.
- do nothing to the byte if the byte in the table is negative, but add 1 to COUNT.
- At the end of the program, COUNT should contain number of negative numbers in the table. Perform an "infinite loop" to stop the program.
- To increase your chances of partial credit, comment your program.


## COUNT EQU \$0FFF

INBYTE EQU \$1000
TABLE EQU \$1001
ORG $\qquad$ ; You should ORG your program at an appropriate memory location
$\qquad$
[12\%] 6. Given the following program segment and ORG, EQU and DC.B pseudo-ops:

| ORG | 0 |
| :--- | :--- |
| BACK $:$ |  |
| LDX | $\# \$ 1000$ |
| LDAA | $\# \$ 41$ |
| TAB |  |
|  | LDAA |
|  | "next instruction |
|  | $(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}, \mathrm{e}$, or f$) "$ |


| L1 | EQU | \$1000 |  | ORG | \$1005 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L2 | EQU | \$1006 |  | DC.B | \$8A |
| L3 | EQU | \$03 |  | DC.B | \$FF |
|  | ORG | \$4000 |  | DC.B | \$04 |
|  | DC.B | \$54 |  | ORG | \$1000 |
|  | ORG | \$4008 |  | DC.B | \$37 |
| L4 | DC.B | \$92 |  | DC.B | \$56 |
|  |  |  | L5 | DC.B | \$84 |
|  |  |  |  | DC.B | \$22 |

a) Assume the 4 instructions
in the above program segment have already been executed and the "next instruction" (i.e., 5th. instruction) is LDAA \#' $\mathbf{3}$. Hand-assemble the LDAA instruction and fill in the blanks (including EA and register,Á) using HEX.

Note: EA is the "effective address", the actual address in memory where the data is loaded from in a "load" instréction (like LDAA, LDX, etc), or where the data is stored in a "store" instruction (like STA'A). If no memory is accessed, write "none" for EA.


Repeat the same problem if the "next instruction" is the instruction in "b", "c", "d", "e", or "f", again assuming instructions 1 through 4 have been executed.
b) $\$ 0008 \quad$ LDAA $7, \mathrm{X}$

EA = $\qquad$
A = $\qquad$
c) $\$ 0008$

STAA L5
EA = $\qquad$
Value stored $=$ $\qquad$
d) $\$ 0008$ LDY \#L2

EA = $\qquad$
$Y=$ $\qquad$
e) $\$ 0008 \quad \mathrm{BNE}$ L3

EA = $\qquad$
PC after this
instruction = $\qquad$
f) $\$ 0008 \quad \mathrm{BEQ} \mathrm{BACK}$

EA = $\qquad$
PC after this instruction = $\qquad$

| $\$ 0008$ |
| :--- |
| $\$ 0009$ |
| $\$ 000 \mathrm{~A}$ |
| $\$ 000 \mathrm{~B}$ |
| $\$ 0008-$ |
| $\$ 0009-$ |
| $\$ 000 \mathrm{~A}$ |
| $\$ 000 \mathrm{~B}$ |
| $\$ 0008-$ |
| $-\$ 0009-$ |
| $-\$ 000 \mathrm{~A}-$ |
| $-\$ 000 \mathrm{~B}-$ |
| $\$ 0008$ |
| $\$ 0009$ |
| $\$ 000 \mathrm{~A}$ |
| $\$ 000 \mathrm{~B}$ |
| $\$ 0008$ |
| $\$ 0009$ |
| $\$ 000 \mathrm{~A}$ |
| $\$ 000 \mathrm{~B}$ |

$\qquad$
$\qquad$
[12\%] 7. Controller (ASM) design for the G-CPU. (Use the G-CPU block diagram and ASM charts in the back of the test.)

Using the signal names shown in controller G-GPU block diagram in the back of the test, complete the ASM chart (on the next page) to implement the following 3 instructions (LDX \#data, STAA \$addr, and SUM_A \$addr), including the completion of State A and State B.

## Notes:

(1) SUM_A \$addr is a new instruction (opcode = 33). The function of this instruction is to add the content of memory location at \$addr to the content of REGA. (You can use REGB if necessary).
(2) The ASM chart is specified as logic, not voltage. For example, since the R/-W signal is active low, specifying R/-W in a state box indicate it is "true" (which means a "low" voltage"
(3) You should specify the default actions for each state to "hold" REGA and REGB and OUT = REGA.
(4) For your convenience, the required values for MSA, MSB, and MSC are given below. For convenience of grading, you should use the notation: $M S A=01, M S B=10, M S C=000$.
(5) For all other signals, use the standard ASM notation of specifying only the signals that are true in each state and conditional output.

Table 1: Input source MUXs for Registers $A$ and $B$.
Table 2: ALU function selection MUX. (MUX C)

| MSA1/ <br> MSB1 | MSA0/ <br> MSB0 | Bus Selected as Input <br> to REGA/REGB |
| :---: | :---: | :--- |
| 0 | 0 | INPUT Bus |
| 0 | 1 | REGA Bus |
| 1 | 0 | REGB Bus |
| 1 | 1 | OUTPUT Bus |


| MSC2:0 | Action |
| :---: | :--- |
| 000 | REGA Bus to OUTPUT Bus |
| 001 | REGB Bus to OUTPUT Bus |
| 010 | complement of REGA Bus to OUTPUT Bus |
| 011 | bit wise AND REGA/REGB Bus to OUTPUT Bus |
| 100 | bit wise OR REGA/REGB Bus to OUTPUT Bus |
| 101 | sum of REGA Bus \& REGB Bus to OUTPUT Bus |
| 110 | shift REGA Bus left one bit to OUTPUT Bus |
| 111 | shift REGA Bus right one bit to OUTPUT Bus <br> without sign extension |

Put the solution on the next page.

EEL 3701 - Digital Logic \& Computer Systems
Final Exam - Fall Semester 2008
Name:
7 (continued): Complete the ASM chart, including State A and State B.

$\qquad$
[12\%] 8. Program Execution (Use the G-CPU information in the back of the test, including the controller flowchart.)

Given the following program in EPROM memory, fill out the following cycle table that illustrates its execution:

Addr Data (Both Addr and Data are in hex.)
000002

000107
000205
000307
000420
Using the the G-CPU Controller "ASM" chart (Flowchart) \& Block Diagram (at the end of this test), complete the cycle table below. Use as many rows as you need and go as far as you can.
Assume R/-W is set to "read from memory". Also assume location \$2007 contains \$99.

| $\frac{\text { Cycle }}{\#}$ | State code | $\begin{aligned} & \frac{\text { Addr }}{\text { Sel1:0 }} \end{aligned}$ | $\underset{(\mathrm{PC}}{(\mathrm{Hex})}$ | MAR | $\frac{\mathrm{A} 15: 0}{(\mathrm{Hex})}$ | $\frac{\text { Data }}{(\text { Hex })}$ | $\underset{\left(\frac{\mathbb{R}}{\mathrm{Hex}}\right)}{ }$ | $\stackrel{\underset{(\mathrm{A}}{(\mathrm{Hex})}}{ }$ | $\underset{(\underline{\mathrm{Hex}})}{\underline{(2)}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 00 | 00 | 0000 | 0400 |  |  | 06 | 32 | 16 |
| 2 | 01 |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  |  |  |  |
| 6 |  |  |  |  |  |  |  |  |  |
| 7 |  |  |  |  |  |  |  |  |  |
| 8 |  |  |  |  |  |  |  |  |  |
| 9 |  |  |  |  |  |  |  |  |  |
| 10 |  |  |  |  |  |  |  |  |  |

(From GPCU controller ASM (or flow) chart)
$\qquad$

## [12\%] 9. Analysis of G-CPU simulation



Finish the answer for Part (a) here.
(a) Analyze the above timing diagram and identify all the instructions being simulation. As illustrated above (in the partial answer LDAB \#\$3A), draw lines between each instruction and identify the instruction.
(b) Analyze the above timing diagram and determine the contents of the memory locations (as in a .mif file). Fill in the table on the right as much as needed.

$\qquad$

University of Florida
Department of Electrical \& Computer Engineering
Page $1 / 2$

EEL 3701
Revision 0

Drs. Gugel and Schwartz
13-Nov-06

## G-CPU Instruction Set

## Data Movement Instructions:

| Opcode | Instruction | Operand | Description | \# of States |
| :---: | :---: | :---: | :---: | :---: |
| 0 | TAB | none | Transfer A to B (inherent addressing) | 2 |
| 1 | TBA | none | Transfer B to A (inherent addressing) | 2 |
| 2 | LDAA \#data | 8 bit data | Load A with immediate data (immediate addr.) | 3 |
| 3 | LDAB \#data | 8 bit data | Load B with immediate data (immediate addr.) | 3 |
| 4 | LDAA addr | 16 bit address | Load A with data from memory location addr (extended addressing) | 5 |
| 5 | LDAB addr | 16 bit address | Load B with data from memory location addr (extended addressing) | 5 |
| 6 | STAA addr | 16 bit address | Store data in A to memory location addr (extended addressing) | 5 |
| 7 | STAB addr | 16 bit address | Store data in B to memory location addr (extended addressing) | 5 |
| 8 | LDX \#data | 16 bit data | Load X with immediate data (immediate addr.) | 4 |
| 9 | LDY \#data | 16 bit data | Load Y with immediate data (immediate addr.) | 4 |
| A | LDX addr | 16 bit addr | Load X with data from memory location addr. (extended addressing) | 6 |
| B | LDY addr | 16 bit addr | Load Y with data from memory location addr. (extended addressing) | 6 |
| C | LDAA dd, X | 8 bit displacement | Load A with data from memory location pointed to by $\mathrm{X}+\mathrm{dd}$ (indexed addressing) | 4 |
| D | LDAA dd, Y | 8 bit displacement | Load A with data from memory location pointed to by $\mathrm{Y}+\mathrm{dd}$ (indexed addressing) | 4 |
| E | LDAB dd, X | 8 bit displacement | Load B with data from memory location pointed to by $\mathrm{X}+\mathrm{dd}$ (indexed addressing) | 4 |
| F | LDAB dd, Y | 8 bit displacement | Load B with data from memory location pointed to by Y + dd (indexed addressing) | 4 |
| 10 | STAA dd, X | 8 bit displacement | Store data in A to memory location pointed to by X +dd (indexed addressing) | 4 |
| 11 | STAA dd, Y | 8 bit displacement | Store data in A to memory location pointed to by Y +dd (indexed addressing) | 4 |
| 12 | STAB dd, X | 8 bit displacement | Store data in B to memory location pointed to by X + dd (indexed addressing) | 4 |
| 13 | STAB dd, Y | 8 bit displacement | Store data in B to memory location pointed to by Y + dd (indexed addressing) | 4 |

$\qquad$

University of Florida
EEL 3701
Revision 0
Drs. Gugel and Schwartz
Department of Electrical \& Computer Engineering

## G-CPU Instruction Set

ALU Related Instructions:

| Opcode | Instruction | Operand | Description | \# of States |
| :---: | :--- | :--- | :--- | :---: |
| 14 | SUM_BA | none | Sum A, B and place in A (inherent addressing) | 2 |
| 15 | SUM_AB | none | Sum A, B and place in B (inherent addressing) | 2 |
| 16 | AND_BA | none | AND A, B and place in A (inherent addressing) | 2 |
| 17 | AND_AB | none | AND A, B and place in B (inherent addressing) | 2 |
| 18 | OR_BA | none | OR A, B and place in A (inherent addressing) | 2 |
| 19 | OR_AB | none | OR A, B and place in B (inherent addressing) | 2 |
| 1A | COMA | none | Complement contents in A (inherent addressing) | 2 |
| 1B | COMB | none | Complement contents in B (inherent addressing) | 2 |
| 1C | SHFA_L | none | Shift A left by one bit (inherent addressing) | 2 |
| $1 D$ | SHFA_R | none | Shift A right by one bit (inherent addressing) | 2 |
| $1 E$ | SHFB_L | none | Shift B left by one bit (inherent addressing) | 2 |
| $1 F$ | SHFB_R | none | Shift B right by one bit (inherent addressing) | 2 |
| 30 | INX | none | Increment X (inherent addressing) | 2 |
| 31 | INY | none | Increment Y (inherent addressing) | 2 |

Branch Instructions:

| Opcode | Instruction | Operand | Description | \# of States |
| :---: | :--- | :--- | :--- | :---: |
| 20 | BEQ | addrL | Branch if A $=0$, i.e., Z Flag $=1$ (absolute <br> addressing) | 3 |
| 21 | BNE | addrL | Branch if $A \neq 0$, i.e., Z Flag $=0$ (absolute <br> addressing) | 3 |
| 22 | BN | addrL | Branch if A is negative, i.e., N Flag $=1$ <br> (absolute addressing) | 3 |
| 23 | BP | addrL | Branch if A is positive (or zero), i.e., N Flag $=0$ <br> (absolute addressing) | 3 |

## Special Notes

1. Z flag and N flag are only set and cleared by the contents in register A .
2. A branch is accomplished by moving the operand address "addr" to the lower byte of the PC. The upper byte of the PC remains unchanged after a branch.
3. The Branch Instructions use absolute addressing where only the low byte of the address is used as an operand. If the branch condition is met, the high byte of the PC is unchanged and the low byte takes the value of the operand (addrL).

Final Exam - Fall Semester 2008
Name: $\qquad$

University of Florida
EEL 3701
Revision 0
Drs. Gugel and Schwartz
Department of Electrical \& Computer Enginecring
18-Nov-08
Page 1/1
G-CPU Block Diagram


Page 1/6 G-CPU Controller Flow Charts


Instructions Listed on Next Pages...
$\qquad$

University of Florida
Department of Electrical \& Computer Engineering
Page 2/6 Revision 0 18-Nov-08

## G-CPU Controller Flow Charts



