Name:_____



COVER SHEET:



Name:

Remember to show <u>ALL</u> work here and in <u>EVERY</u> problem on this exam.

[8%] 1. <u>Circuit Analysis</u>



NOTE: To obtain partial credit, label intermediate signals.

(a) Analyze the above circuit and derive the *logic equation* for Z1. (4 pts.)

Do not reduce or transform the logic expression (except for the "double inversions"). Put the *logic* equation for the Z1 "as it is".

Z1 =

(b) Complete the following VOLTAGE table for Z2. Use "L" for low voltage, "H" for high voltage, "(Z)" for high impedance. Also use "X" for don't cares (and wild cards) to reduce the table size. (4 pts.)



Final Exam – Fall Semester 2008

Name:_

[10%] 2. You have five total gates available from these two chips, a single 74'00 and a single 74'02 (i.e., 5 total gates from any combination of 74'00 and 74'02 gates). Draw a mixed-logic circuit diagram for the below equation using only the available gates. Do not simplify this equation. Specify the desired activation levels to accomplish the required design and add appropriate pin numbers. (Check carefully that you see all the horizontal lines (NOT operators) in the equation.)

$$Y = A\overline{B}\overline{C} + \overline{A} + D$$



- A()
- B()
- C()

D()

Y()

Final Exam – Fall Semester 2008

Name:___

[12%] 3. ASM Implementation

The ASM Flow Chart below is implemented in the EPROM based system below: NC = No Connect





[3%] **3A.** Create a **Next State (logic) Table** for the design to answer questions on the next page:

Final Exam – Fall Semester 2008

Name:

[3%] 3B. Show the EPROM Addresses and corresponding Data that must be programmed for this design: <u>Use '0'</u> for any don't cares or wild card values.

Address (Hex)	Data (binary)	Data (Hex)

[3%] 3C. If X.H is changed to X.L, show the EPROM Address and corresponding Data that must be programmed for this new design:

Address (Hex)	Data (binary)	Data (Hex)

[3%] 3D. If A.H & B.H are changed to A.L & B.L (and X.H), show the EPROM Address and corresponding Data that must be programmed for this new design:

Address (Hex)	Data (binary)	Data (Hex)

Final Exam – Fall Semester 2008

Name:

Reset

Turn ,

Rotate

DR

[10%] 4. <u>ASM Analysis</u>

Complete the timing diagram for **this** ASM. Show small propagation delays. Assume that each of the flip-flops used are rising-edge triggered. This system has an asynchronous reset (**Reset**) to the state "Turn". What is the **next state** to the after the below timing diagram below ends? [Abbreviations: DR=Done Rotation, LF=Line Follow, Intr=Intersection, IA=Identify Animal]



Final Exam – Fall Semester 2008

Name:_____

[12%] 5. GCPU Assembly Programming

Write an assembly language program using **only** the G-CPU instructions (in back of this test)

- There is a non-zero byte of data (INBYTE) already stored in Location \$1000.
- Also there are an unknown number of bytes already stored in memory starting in Location \$1001 (equated to TABLE). All bytes in the table have non-zero value except for the last byte (i.e., last byte is \$00).
- Complete the following program to do the following to each byte in the table:
 - add INBYTE to the byte in the table if the byte in the table is positive.
 - do nothing to the byte if the byte in the table is negative, but add 1 to COUNT.
- At the end of the program, COUNT should contain number of negative numbers in the table. Perform an "infinite loop" to stop the program.
- To increase your chances of partial credit, comment your program.

COUNT EQU \$0FFF

INBYTE EQU \$1000

TABLE EQU \$1001

ORG ______; You should ORG your program at an appropriate memory location

Final Exam – Fall Semester 2008

Name:_____

[12%] 6. Given the following program segment and ORG, EQU and DC.B pseudo-ops:

	ORG	0						
BACK:	LDX	#\$1000	L1	EQU	\$1000		ORG	\$1005
	LDAA	#\$41	L2	EQU	\$1006		DC.B	\$8A
	TAB		LЗ	EQU	\$03		DC.B	\$FF
	LDAA	0,X		ORG	\$4000		DC.B	\$04
	(a b c (d = or f		DC.B	\$54		ORG	\$1000
	(a,b,c,	1, e, or r,		ORG	\$4008		DC.B	\$37
			L4	DC.B	\$92		DC.B	\$56
						ь5	DC.B	\$84
							DC.B	\$22

a) Assume the 4 instructions

in the above program segment have already been executed and the "next instruction" (i.e., 5th. instruction) is **LDAA #Ľ3**. Hand-assemble the LDAA instruction and fill in the blanks (including EA and register Á) using **HEX**.

Note: EA is the "effective address", the actual <u>address in memory</u> where the data is loaded from in a "load" instruction (like LDAA, LDX, etc), or where the data is stored in a "store" instruction (like STAA). If no memory is accessed, write "none" for EA.

ADDRESS	INSTRUCTION	HEX ADDRESS	HEX VALUE
\$0008	LDAA #L3	\$0008	
EA =	(All answers in hex)	\$0009	
A =	(hex)	\$000A	
		\$000B	

Repeat the same problem <u>if</u> the "next instruction" is the instruction in "b", "c", "d", "e", or "f", again assuming instructions 1 through 4 have been executed.

b)	\$0008 EA = A =	LDAA 7,X	<u>\$0008</u> <u>\$0009</u> <u>\$000A</u> <u>\$000B</u>	
c)	\$0008 EA = Value stored	STAA L5 	_\$0008 _ <u>\$0009</u> _ <u>\$000A</u> <u>\$000B</u>	
d)	\$0008 EA = Y =	LDY #L2	_\$0008 _\$0009 _\$000A _\$000B	
e)	\$0008 EA = PC after this instructi	BNE L3	\$0008 \$0009 \$000A \$000B	
f)	\$0008 EA = PC after this instruction	BEQ BACK	\$0008 \$0009 \$000A \$000B	

Final Exam – Fall Semester 2008

Name:__

[12%] **7.** <u>Controller (ASM) design for the G-CPU.</u> (Use the G-CPU block diagram and ASM charts in the back of the test.)

Using the <u>signal names shown in controller</u> G-GPU block diagram in the back of the test, complete the ASM chart (on the next page) to implement the following 3 instructions (**LDX #data, STAA \$addr**, and **SUM_A \$addr**), including the <u>completion of State A and State B</u>.

Notes:

- (1) SUM_A \$addr is a new instruction (opcode = 33). The function of this instruction is to add the content of memory location at \$addr to the content of REGA. (You can use REGB if necessary).
- (2) The ASM chart is specified <u>as logic</u>, not voltage. For example, since the R/-W signal is active low, specifying R/-W in a state box indicate it is "true" (which means a "low" voltage"
- (3) You should specify the default actions for each state to "**hold**" **REGA and REGB** and **OUT = REGA.**
- (4) For your convenience, the required values for MSA, MSB, and MSC are given below. For convenience of grading, you should use the notation: **MSA**=01, **MSB**=10, **MSC**=000.
- (5) For all other signals, use the standard ASM notation of specifying only the signals that are true in each state and conditional output.

MSA1/ MSB1	MSA0/ MSB0	Bus Selected as Input to REGA/REGB
0	0	INPUT Bus
0	1	REGA Bus
1	0	REGB Bus
1	1	OUTPUT Bus

Table 1: Input source MUXs for Registers A and B.

Table 2: ALU function selection MUX. (MUX C)	Table 2:	X. (MUX	selection MUX.	C)
--	----------	---------	----------------	----

MSC2:0	Action
000	REGA Bus to OUTPUT Bus
001	REGB Bus to OUTPUT Bus
010	complement of REGA Bus to OUTPUT Bus
011	bit wise AND REGA/REGB Bus to OUTPUT Bus
100	bit wise OR REGA/REGB Bus to OUTPUT Bus
101	sum of REGA Bus & REGB Bus to OUTPUT Bus
110	shift REGA Bus left one bit to OUTPUT Bus
	shift REGA Bus right one bit to OUTPUT Bus
111	without sign extension

Put the solution on the next page.

Final Exam – Fall Semester 2008

Name:___

7 (continued): Complete the ASM chart, including State A and State B.



Final Exam – Fall Semester 2008

Name:_____

[12%] 8. <u>Program Execution</u> (Use the G-CPU information in the back of the test, including the controller flowchart.)

Given the following program in EPROM memory, fill out the following cycle table that illustrates its execution:

 Addr
 Data
 (Both Addr and Data are in hex.)

 0000
 02

 0001
 07

 0002
 05

 0003
 07

 0004
 20

Using the the <u>G-CPU Controller "ASM" chart (Flowchart)</u> & Block Diagram (<u>at the end of this</u> <u>test</u>), complete the cycle table below. **Use as many rows as you need and go as far as you can**.

Assume R/-W is set to "read from memory". Also assume location \$2007 contains \$99.

L	<u>Cycle</u> <u>#</u>	<u>State</u> code	<u>Addr</u> <u>Sel1:0</u>	<u>PC</u> (Hex)	MAR	<u>A15:0</u> (Hex)	<u>Data</u> (Hex)	<u>IR</u> (Hex)	<u>A</u> (Hex)	<u>B</u> (Hex)
	1	00	00	0000	0400			06	32	16
\Box	2	01								
\Box	3									
	4									
\Box	5									
2	6									
	7									
	8									
	9									
2	10									

(From GPCU controller ASM (or flow) chart)

EEL 3701 – Digital Logic & Computer Systems Final Exam – Fall Semester 2008

Name:_

[12%] 9. Analysis of G-CPU simulation



Finish the answer for Part (a) here.

- (a) Analyze the above timing diagram and identify all the instructions being simulation. As illustrated above (in the partial answer LDAB #\$3A), draw lines between each instruction and identify the instruction.
- (b) Analyze the above timing diagram and determine the contents of the memory locations (as in a .mif file). Fill in the table on the right as much as needed.

Address (hex)	Content (hex)

Name:_____

-

University of Florida	EEL 3701	Drs. Gugel and Schwartz
Department of Electrical & Computer Engineering	Revision 0	13-Nov-06
Page 1/2	G-CPU Instruction Set	

Data Movement Instructions:

>/*: ç r

Oncode	Instruction	Operand	Description	# of States
opeoue	TAD	operand	Transfor A to P (inherent addressing)	2
1		none	Transfer D to A (inherent addressing)	2
1	IBA IDAA #1.4	none	I ransfer B to A (innerent addressing)	2
2	LDAA #data	8 bit data	Load A with immediate data (immediate addr.)	3
3	LDAB #data	8 bit data	Load B with immediate data (immediate addr.)	3
4	LDAA addr	16 bit address	Load A with data from memory location addr (extended addressing)	5
5	LDAB addr	16 bit address	Load B with data from memory location addr (extended addressing)	5
6	STAA addr	16 bit address	Store data in A to memory location addr (extended addressing)	5
7	STAB addr	16 bit address	Store data in B to memory location addr (extended addressing)	5
8	LDX #data	16 bit data	Load X with immediate data (immediate addr.)	4
9	LDY #data	16 bit data	Load Y with immediate data (immediate addr.)	4
А	LDX addr	16 bit addr	Load X with data from memory location addr. (extended addressing)	6
В	LDY addr	16 bit addr	Load Y with data from memory location addr. (extended addressing)	6
С	LDAA dd,X	8 bit displacement	Load A with data from memory location pointed to by X + dd (indexed addressing)	4
D	LDAA dd,Y	8 bit displacement	Load A with data from memory location pointed to by Y + dd (indexed addressing)	4
E	LDAB dd,X	8 bit displacement	Load B with data from memory location pointed to by X + dd (indexed addressing)	4
F	LDAB dd,Y	8 bit displacement	Load B with data from memory location pointed to by $Y + dd$ (indexed addressing)	4
10	STAA dd,X	8 bit displacement	Store data in A to memory location pointed to by X + dd (indexed addressing)	4
11	STAA dd,Y	8 bit displacement	Store data in A to memory location pointed to by Y + dd (indexed addressing)	4
12	STAB dd,X	8 bit displacement	Store data in B to memory location pointed to by X + dd (indexed addressing)	4
13	STAB dd,Y	8 bit displacement	Store data in B to memory location pointed to by Y + dd (indexed addressing)	4

Final Exam – Fall Semester 2008

Name:

University of Florida	EEL 3701	Drs. Gugel and Schwartz
Department of Electrical & Computer Engineering	Revision 0	13-Nov-06
Page 2/2	G-CPU Instruction Set	

ALU Related Instructions:

Opcode	Instruction	Operand	Description	# of States
14	SUM BA	none	Sum A, B and place in A (inherent addressing)	2
15	SUM AB	none	Sum A, B and place in B (inherent addressing)	2
16	AND BA	none	AND A, B and place in A (inherent addressing)	2
17	AND AB	none	AND A, B and place in B (inherent addressing)	2
18	OR BA	none	OR A, B and place in A (inherent addressing)	2
19	OR AB	none	OR A, B and place in B (inherent addressing)	2
1A	COMA	none	Complement contents in A (inherent addressing)	2
1B	COMB	none	Complement contents in B (inherent addressing)	2
1C	SHFA L	none	Shift A left by one bit (inherent addressing)	2
1D	SHFA R	none	Shift A right by one bit (inherent addressing)	2
1E	SHFB L	none	Shift B left by one bit (inherent addressing)	2
1F	SHFB R	none	Shift B right by one bit (inherent addressing)	2
30	INX	none	Increment X (inherent addressing)	2
31	INY	none	Increment Y (inherent addressing)	2

Branch Instructions:

Opcode	Instruction	Operand	Description	# of States
20	BEQ	addrL	Branch if $A = 0$, i.e., Z Flag = 1 (absolute addressing)	3
21	BNE	addrL	Branch if $A \neq 0$, i.e., Z Flag = 0 (absolute addressing)	3
22	BN	addrL	Branch if A is negative, i.e., N Flag = 1 (absolute addressing)	3
23	BP	addrL	Branch if A is positive (or zero), i.e., N Flag = 0 (absolute addressing)	3

Special Notes

- 1. Z flag and N flag are only set and cleared by the contents in register A.
- A branch is accomplished by moving the operand address "addr" to the lower byte of the PC. The upper byte of the PC remains unchanged after a branch.
- 3. The Branch Instructions use absolute addressing where only the low byte of the address is used as an operand. If the branch condition is met, the high byte of the PC is unchanged and the low byte takes the value of the operand (addrL).

Final Exam – Fall Semester 2008

Name:





Final Exam – Fall Semester 2008

.

Name:





