EEL3701 – D Fall 2017	r. Gugel	Gugel Last Name, First NameUF ID#				
Exam #1						
Ope	n book and op	oen notes, 90-minute exa	mination.	No electronic de	vices are permitted.	
Page 1)	8 points		Page 2)	24 points		
Page 3)	18 points		Page 4)	18 points		
Page 5)	17 points		Page 6)	16 points		
	TOTAL	(of 101			
Re-grade red you wish revie exam other th	quests must k ewed. A max han below or y	be handed in the day ex imum of three review p ou will receive a zero on	ams are r roblems is the exam.	eturned in class. s allowed. Do not	Write the problem number write anywhere else on the	
1. Problem N	0					
2. Problem N	0					
3. Problem N	0					
1. Given a 16 your answ	6 bit Signed F er as a sum o	lex number, FAB4 , what f powers of 16. i.e. 5 x 16	is it equiva ⁵ + 2 x 16 ¹	alent to in decimal? + (2 pt.)	Note: You may express	
2. A student v resistors for	vould like to us	se their SIP (Single Inlin C, D, E and F. Draw the c	e Package device belo	e) R-Pack from lab ow and show/label	as a group of pull down all pins & connections. (2 pt.)	

- 3. A student would like to add (6) 8 bit Unsigned numbers. How many bits are required in the final answer such that no carry is generated and the final sum is correct? Hint: Solve for a smaller word length. (2 pt.)
- 4. When subtracting (3) **10 bit Signed** numbers (A B C), how many bits are required in the final answer such that no overflow will occur? Hint: Solve for a smaller word length. (2 pt.)

5 - 7. Perform the following addition, subtraction and multiplication as required below. (7 pt.)

111111	110110101	10111.101
101101	- 011101011	x 1001.01
+ <u>0 1 0 1 1 1</u>		

8. Directly synthesize a circuit for the following equation using only 3 Input AND gates and Inverters. (9 pt.)

 $Y = \overline{A} + (\overline{B+C}) * \overline{E} + D \quad ; A.H, B.L, C.H, D.L, E.H, Y.L \quad \text{Do Not Simplify the Equation!}$

9. Derive the logic equations for the following signals listed after the circuit below. Show all intermediate signals as HIGH true for partial credit purposes. DO NOT SIMPLIFY YOUR ANSWER!



10. Find the **minimum sum of products** and **minimum product of sums** for the logic equation below using a K-Map.



11. Simplify the logic equation from #10 above using Boolean Identities. Show all your steps for full credit. You don't have to specify which Boolean Identity you are using but do have to show all intermediate steps. (8 pt.)

12. Simplify the equation below with **De Morgan's Rule** and **Boolean Identities** to find the **MSOP**. (10 pt.)

$$Y = (\overline{\overline{A}} + \overline{\overline{C}})(A + B)(\overline{B} + D + E)(B + \overline{\overline{C}})(B + D + E)(\overline{A} + \overline{B} + D + E)$$





14. Given the circuit below complete the voltage timing diagram for signals X and Y. Assume all devices have a 10 nsec propagation delay. (8 pt.) Assume A = B = Y = L, C = W = H initially.

Page 4

Design a **Signed Comparator** that compares a **2 bit Signed number A1:0** with a **3 bit Signed number B2:0**. The outputs therefore should be A = B, A > B and A < B. Assume all inputs and outputs are high true.

15. Fill in the Logic Truth Table below for the device. Use don't cares 'Xs" in the inputs to reduce the number of rows and write the A = B cases first on top followed by the A>B cases and then finally the A<B cases for the bottom rows. Note: *Failure to follow the directions will result in receiving less points.* (12 pt.)

<u>A1 A0 B2 B1 B0 A = B A > B A < B</u>

16. Write the **Minimum Sum of Products (MSOP)** for the **A = B** output below. (2 pt.)

17. Write the Minimum Sum of Products (MSOP) for the A > B output below. (3 pt.)

18. For the circuit below, derive the MSOP logic equation for Y.L. Note: Simplify as a Sum of Products! (4 pt.)





MSOP

19. For the circuit below, derive the **MSOP logic expression** for **Z.L Simplify as a Min. Sum of Products!** (4 pt.)



MSOP