EEL3701 – Di	C. Gugel Last Name, First Name					
Exam #1	Open book and open notes, 90-minute examination. No electronic devices are permitted.					
Page 1)	13 points		Page 2)	25 points		
Page 3)	19 points		Page 4)	15 points		
Page 5)	16 points		Page 6)	12 points		
	TOTAL		of 100			

Re-grade requests must be handed in the day exams are returned in class. Write the problem number you wish reviewed. **A maximum of three review problems is allowed.** Do not write anywhere else on the exam other than below or you will receive a zero on the exam.

1. Problem No.	
2. Problem No.	
3. Problem No.	

1. Perform the following binary additions and subtractions by hand. For full credit, *show all your work below.* Assume the numbers are all *unsigned binary*. (3,2,3 pt.)

111111	10101010	1101.001
101010	- <u>01111011</u>	x <u>100.110</u>
+ <u>111111</u>		

2. Write -27 as a 16 bit Signed Hex number. (2 pt.)

3. When multiplying (2) **8 bit Signed** numbers (A * B), how many bits are required in the final answer such that no overflow will ever occur? Hint: Solve for a smaller word length. (3 pt.)

4. Directly synthesize a circuit for the following Logic Equation using only 2 Input NOR gates. (9 pt.)

 $Y = \overline{A} + ((\overline{\overline{B+C}}) * \overline{D}) \quad ; A.L, B.L, C.H, D.L, Y.H \quad \text{Do Not Simplify the Equation!}$

5. Show the **ALL the CONNECTIONS** below to implement the above circuit in the two 74HC02 NOR ICs below. (7 pts.)



9. Derive the logic equations for the following signals listed after the circuit below. Show all intermediate signals as HIGH true for partial credit purposes. DO NOT SIMPLIFY YOUR ANSWER!



(9 pt.)

10. Find the **minimum sum of products** and **minimum product of sums** for the logic equation below using a K-Map. (B+C+D)(A+B+C+D)(A+C+D)(B+D)(A+B+C+D)(A+B+D)



11. Given the circuit below complete the *voltage timing diagram* for signals X and Y. Assume all devices have a **10** nsec propagation delay. (9 pt.) Assume A = B = Y = L, C = W = H initially.



12. Simplify the equation below with **De Morgan's Rule** and **Boolean Identities** to find the **MSOP**. (10 pt.)

$$P = (\overline{\overline{W}^*X})(\overline{\overline{W}^*\overline{Y}^*\overline{Z}})(\overline{V^*W^*\overline{Y}^*\overline{Z}})(\overline{V^*X})(\overline{\overline{V}^*\overline{W}})(\overline{W^*\overline{Y}^*\overline{Z}})$$

Y = ______MSOP

13. Lucky #%\$@##! 13! Perform the following **Unsigned Binary division** below by hand. **Show at least 6** *fractional binary bits in your answer.* (5 pt.)

11.01 10111.101



Y.L = _____

MSOP (7 pt.)

15. Implement the logic equation $Z = A^*/B^*/C$ (Z.L, A.L, B.H, C.L) in hardware using **Open Collector Inverters** and **1K ohm** resistors. (6 pt.)

16A. Design a **Signed Multiplier** that **multiplies a 3 bit signed (2's complement) number by -7**. The input is therefore a 3 bit signed number and output should be the input value multiplied by a constant (-7) Assume all inputs & outputs are high true. Create a Logic Truth Table below for the device below. (8 pt.)

16B. Determine the MSOP logic equation for the output Most Significant Bit (MSB). (4 pt.)