

Open book and open notes, 90-minute examination. No electronic devices are permitted.

Page 1)	13 points	_____	Page 2)	24 points	_____
Page 3)	19 points	_____	Page 4)	15 points	_____
Page 5)	16 points	_____	Page 6)	13 points	_____
TOTAL		_____	of 100		

Re-grade requests must be handed in the day exams are returned in class. Write the problem number you wish reviewed. A maximum of three review problems is allowed. Do not write anywhere else on the exam other than below or you will receive a zero on the exam.

1. Problem No. _____
2. Problem No. _____
3. Problem No. _____

1. Perform the following binary additions and subtractions by hand. Show all your work below. Assume the numbers are all **unsigned binary**. (3,2,3 pt.)

$$\begin{array}{r}
 10101 \\
 111111 \\
 101010 \\
 + 111111 \\
 \hline
 10101000
 \end{array}$$

10101000

$$\begin{array}{r}
 01010102 \\
 10101010 \\
 - 01111011 \\
 \hline
 0101111
 \end{array}$$

$$\begin{array}{r}
 1101.001 \\
 \times 100.110 \\
 \hline
 \end{array}$$

13.125
4.75

62.34375

$$\begin{array}{r}
 110.10010 \\
 + 011.01001 \\
 \hline
 110100.10000 \\
 \hline
 111110.01011 \\
 \hline
 \begin{array}{l}
 \swarrow \quad \searrow \\
 62 \quad .34375
 \end{array}
 \end{array}$$

2. Write -27 as a 16 bit Signed Hex number. (2 pt.)

27 = 16 + 11

$$\begin{array}{r}
 100100 \\
 + 1 \\
 \hline
 100101
 \end{array}$$

18 011011 100101 FF E5

3. When multiplying (2) 8 bit Signed numbers (A * B), how many bits are required in the final answer such that no overflow will ever occur? Hint: Solve for a smaller word length. (3 pt.)

N=4

1000 = -8

(-8)² = 64

01000000

↑
sign bit


N=4, Need 8bits

16 bits


KEY

4. Directly synthesize a circuit for the following Logic Equation using only 2 Input NOR gates. (9 pt.)


$$Y = \overline{\overline{\overline{\overline{A}} + ((B+C) * D)}} \quad ; A.L, B.L, C.H, D.L, Y.H \quad \text{Do Not Simplify the Equation!}$$



5. Show the ALL the CONNECTIONS below to implement the above circuit in the two 74HC02 NOR ICs below. (6 pts.)




9. Derive the logic equations for the following signals listed after the circuit below. Show all intermediate signals as HIGH true for partial credit purposes. DO NOT SIMPLIFY YOUR ANSWER!



Y.H = $\overline{\overline{(A+B)(C+D)} + EG}$ (9 pt.)

10. Find the **minimum sum of products** and **minimum product of sums** for the logic equation below using a K-Map. KEY

$$(B+C+D)(\bar{A}+B+\bar{C}+D)(A+\bar{C}+\bar{D})(\bar{B}+\bar{D})(A+B+\bar{C}+D)(\bar{A}+\bar{B}+\bar{D})$$





$$Y \text{ (MSOP)} = \underline{\bar{B}\bar{C}D + A\bar{B}D + B\bar{D}}$$

$$Y \text{ (MPOS)} = \underline{(B+D)(\bar{B}+\bar{D})(A+B+\bar{C})(A+\bar{C}+\bar{D})}$$

OK

11. Given the circuit below complete the **voltage timing diagram** for signals X and Y. Assume all devices have a **10 nsec** propagation delay. (9 pt.) Assume **A = B = Y = L, C = W = H** initially.



$\Rightarrow | t_p \text{ 10 ns } | \Leftarrow$

+1 Possible Glitch

12. Simplify the equation below with **De Morgan's Rule** and **Boolean Identities** to find the **MSOP**. (10 pt.)

KEY

$$P = (\overline{\overline{W} * X})(\overline{\overline{W} * \overline{Y} * \overline{Z}})(\overline{V * W * \overline{Y} * \overline{Z}})(\overline{V * X})(\overline{\overline{V} * \overline{W}})(\overline{W * \overline{Y} * \overline{Z}})$$

$$(\overline{W + X})(\overline{W + Y + Z})(\overline{V + \overline{W} + Y + Z})(\overline{V + X})(\overline{V + W})(\overline{W + Y + Z})$$

↓

$$(Y + Z)$$

$$(\overline{W + X})(Y + Z)(\overline{V + X})(\overline{V + W}) = \overline{W + X} + \overline{Y + Z} + \overline{V + X} + \overline{V + W}$$

$$\overline{W}X + \overline{Y}Z + VX + \overline{V}W$$

→ consensus to create $\overline{W}X$

Y = $\overline{Y}Z + VX + \overline{V}W$ MSOP

13. Lucky #%\$@##! 13! Perform the following **Unsigned Binary division** below by hand. **Show at least 6 fractional binary bits in your answer.** (5 pt.)

11.01 | 10111.101 00 00 00 0

1,1101 0001

-1101 ↓

10101

-1101 ↓

10000

-1101 ↓ ↓

~~1110~~ 1110

1101 ↓ ↓ ↓ ↓

10000


-1101

111.010001

↑

shift up 2 bits then shift final answer up 2 bits


14. For the circuit below find the MSOP for W.H and Y.L. (10 pt.)



W.H = $A + \bar{B}$ MSOP (3 pt.)

Y.L = $(A + \bar{B})(D)(A\bar{B}C + A\bar{B}\bar{C}) = A\bar{B}D$ MSOP (7 pt.)

15. Implement the logic equation $Z = A*/B*/C$ (Z.L, A.L, B.H, C.L) in hardware using Open Collector Inverters and 1K ohm resistors. (6 pt.)



KEY

16A. Design a **Signed Multiplier** that **multiplies a 3 bit signed number by -7**. The input is therefore a 3 bit signed number and output should be the input value multiplied by a constant (-7) Assume all inputs & outputs are high true. Create a Logic Truth Table below for the device below. (9 pt.)

$(I_{3:0})(-7)$

	I_2	I_1	I_0	y_5	y_4	y_3	y_2	y_1	y_0
0	0	0	0	0	0	0	0	0	0
-7	1	0	0	1	1	1	0	0	1
-14	2	0	1	1	1	0	0	1	0
-21	3	0	1	1	0	1	0	1	1
28	-4	1	0	0	1	1	1	0	0
21	-3	1	0	1	0	1	1	0	1
14	-2	1	1	0	0	1	1	1	0
7	-1	1	1	1	0	0	1	1	1

28 ↓ 16+12 011100	-7 000111 111000 +1 111001	-14 001110 110001 +1 110010	-21 010101 101010 +1 101011
----------------------------	--	---	---

16B. Determine the MSOP logic equation for the output Most Significant Bit (MSB). (4 pt.)

y_5

I_2		
$I_1 I_0$	0	1
00	0	0
01	1	0
11	1	0
10	1	0

$$y_5 = \overline{I_2} I_0 + \overline{I_2} I_1$$