
EEL3701 – Dr. Gugel Last Name		First Key
Fall 2017 Exam II	musiate at the beautiful and t	ak aida af any af tha nagas
Page 1) 12 points Angela		CK side of any of the pages. $CaSeV$
	Page 2) 22 points	Matt
4/0 1- 4 12/0 10	Page 4) 17 points	ABBOR Juan
	Page 6) 10 points	
Copy & Sean Cody/Kyle	TOTAL	out of 100
Grade Review Information: 1. Deadline of request for good changes to problems in the test as this will be consider request. 4. Simply write the problem number that you will be considered as a simply write the problem number that you will be considered. 1	grade review is the day the examed cheating. 3. Write only in this would like re-graded. 3 Maximun	blocked area for a re-grade
See the ASM Flow Chart in Appendix A to answ	er question 1-5.	
1. Assuming that we will implement the ASM Flow Flops (see Appendix A), draw a complete block di Flops and any other required hardware. Label all tied to 3.3V . Assume the following order of signa Q0, A, B, C, K1, G1, K0, G0 for connections to ad	agram for the system below th I signals and assume that all u als for most significant bit to lea	at contains the ROM, Flip- Inused address lines will be
+3.3V $-A13.5$ 07 A 06 B 05 C V $A3$ $D3$ V $A2$ $D2$ $A1$ $D1$ $A0$ $D0$ OE CE	(K) Q - Q	21 0 11/111/111 X/XXXX
2. How many memory locations will need to be pro-	ogrammed in this design and v	, ,
these locations? Also, identify the designated par	rt number of this device.	
Number of locations programmed in memory	L - 3L	(Decimal number, 1 pt.)
Range of memory to be programmed	3FEO - 3FFF	(Hex, 3 pt.)
Page 1		Pg. Score =

3. Show the *complete* Next State Table below for the design described in problem #1. Assume the following order of signals for *most significant* bit to *least significant* bit in the Next State Table: W, V, Y, Q1, Q0, A, B, C, K1, G1, K0, G0. Use X's in the inputs and outputs when necessary to simplify the table. (14 pt.)


KOLOT Set Soil Q hold 10 0 toggle 10 0 clear	W V Y Q Q Q O O O O O O O O O O O O O O O O	Next QtQ0 01 10 00	ABC 010 011 001	XI XI XO XO XI	X0 X1 X1 X1	2222
QQIKG 00 XI 01 X0 10 IX	$\frac{X \times X \times 01}{X \times X \times 10}$	00 00 XX		X X X X X X X X X X	XX XX	2 2

4. Show the ROM memory contents (Address and Data in Hex) that needs to be programmed for the locations corresponding to State 0. Program Don't Cares (X) in Data as Zeros/Low. Note: signal definitions are W.L, V.H, Y.H, A.L, B.L, C.H and the KG inputs are high true. (8 pt.)


		_ , ,	•	
Room to Convert Next State Table to Voltages Below		Addr (Hex) Data (Hex)	
Addy	W.L V.H Y.H Q, Qo	A.LB.LC.H	K161 KDG0	04 44
04,00	LXHLL	HLL	LH LL	oc 44
00,08	LXLLL	HLH	100	00 51
18,1C	HHXLL	HHH	LLLH	08 51
	n. V. L.L		LH LH	18 71
10,14	HLX			1 1c 71_
				10 05
				11 05
		1		19
				9 9
Page 2				




6. Show the above circuits required for **B.L** and **K1.H** below. (3 pt.)



7. Assuming again that we are referencing the ASM Flow Chart in Appendix A. **Fill in** the **Logic Timing Diagram** below. Assume all devices zero propagation delay equal and the flip-flops are falling edge triggered.




8. Design a 22K x 8 memory module containing 16K x 8 of EPROM and 6K x 8 of SRAM. Assume that the following devices are available: 8K x 8 EPROMs and 4K x 4 SRAMs. The memory module contains the usual address and data lines along with control signals CE.L, RW.H and OE.L. Note: The EPROM should go in the lowest 16K of the memory module. Show all device connections and *logic decode* equations. (12 pt.)



9A. What are the address ranges (Hex) for the memory devices you have used in your design above? (4 pt.)

OOX
$$|XXXX| |XXXX| |XX$$

10. For this problem consult the circuit in Appendix B that contains the Serial Adder/Parallel Out. Assume two numbers are being serially inputted as in a Quartus simulation. Fill in all the remaining signals and identify the two numbers are being added. Assume zero propagation delays and time zero is the far left of the timing



13. If the two binary numbers being added are **SIGNED 4 bits**, what is the result in decimal and is it correct? (pt.)


12. What is the final computed result for ABCY in binary after 4 clocks? (1 pt.)


7, yes correct result in decimal

Is it correct/valid? Circle one. Yes or No -2 + (-5) = -7 1011 = -5 0111 1000


1001

14. In the space provided below, show the ASM Flow Chart required for the Automatic Dish Washer design in Appendix C. (10 pt.)





Appendix B. Serial Adder with Parallel Output Conversion



Appendix C. System Description – Automatic Dish Washer

Inputs:

Dirt Sensor (**DS1:0**) => two bits, 00 = clean, 01 = slightly dirty, 10 = dirty, 11 = extremely dirty

Water Full Sensor (FS) => one bit, If FS = 1, Water is at max limit. Else, FS = 0, Water is below the

max limit and more can be added.

Door Open (**DO**) => one bit, If DO = 1 then door is open. Else, DO = 0, the door is closed.

Outputs:

Lock Door (**LD**) => one bit, If LD = 1, the main door remains locked. Else, LD = 0, door is unlocked.

Water Value (WV) => one bit, If WV = 1, water is turned on. Else, WV = 0, water is off.

Pump Water (**P**) => If true, pump water through the internal spray jets to wash the dishes.

Heat Water (H) => If true, turns on the hot water heating element for additional cleaning power.

Drain Water (**DR**) => If true, the water drain is open. Else, if false, the drain is closed.

Design Rules:

The system clock period is 5 minutes. The control process is broken into four main phases: *fill with water*, *wash dishes*, *drain water* and *sit idle for drying*.

Fill Water Phase - Begin adding water for 5 minutes. During this time, the Dirty Sensor will calibrate and deliver a two bit indication of dish dirtiness level. i.e. 00, 01, 10, 11 as described above. The door should be unlocked for this phase, however, if the door is opened, immediately stop adding water.

When the door is closed, continue filing the water in the tank until full for as long as it takes the Water Full Sensor (FS) to become true. The door should be unlocked and again immediately shut off the water if the door is opened.

Wash Phase - Once the tank is full of water, begin the wash phase as follows. If the dishes are *clean*, run the wash cycle for 5 minutes. If the dishes are *slightly dirty* run the wash cycle for 10 minutes. If the dishes are *dirty* run the wash cycle for 15 minutes. If the dishes are *extremely dirty* run the wash cycle for 20 minutes. During the wash phase lock the door, heat the water and pump it through the jets to clean the dishes.

Drain Phase - After finishing the wash phase, drain the water for 5 minutes and continue to keep the door locked.

Idle Phase – Unlock the door and sit idle forever in the last state. Assume that when it is time to wash the dishes, a start button (similar to reset) will be used to reset to the first state in the ASM flow chart.