
*	- Val
EEL3701 – Dr. Gugel Last Name Fall 2018 Exam II	First
Page 1) 14 points Ben Page 3) 22 points Heichn #5 Steph #69 Page 5) 22 points Heichn #5 Steph #69 Grade Review Information: 1. Deadline of request for granges to problems in the test as this will be considered request. 4. Simply write the problem number that you were	grade review is the day the exam is returned. 2. Do not make any led cheating. 3. Write only in this blocked area for a re-grade would like re-graded. 3 Maximum.
Daniel O. Kevin	staple Gradebook Greg Totals ** Alex B gets the works on the FQ
3.	* Alex B gets the works on the FQ
low true input and output signals. JK flip-flops she flip-flop DOES NOT have a reset or clear operation accidentally entered, the un-used state should be state table below where the state variables (presignificant bit positions. All remaining variable i.e. A (most significant bit), B, C (least significant	forced to go to State 0 in the next cycle. Show the next resent state and JK flip-flop inputs) are placed in the most resent then be written in alphabetical order.

2. Assuming that we will implement the ASM Flow Chart in *Appendix A* in a 64K x 8 ROM and JK Flip-Flops, draw a complete functional block diagram for the system below. Label all signals and assume that all unused address lines will be tied high. Note: All state variables (present state and JK flip-flop inputs) should be in the most significant bit positions. All remaining variables should then be written in alphabetical order. i.e. A (most significant bit), B, C (least significant bit). (6 pt.)


3. Show the 64K x 8 ROM memory contents (Address and Data in Hex) that needs to be programmed for the memory locations corresponding to States 0. Also, program JK Don't Cares (X) in Data as Zeros/Low. (10 pt.)

Room to Convert Next State Tabl	e to Voltages Below	Ado		a (Hex)
Add Q, Qo V W Y 30,7 L L X H H 2,6 L L X L X 0,1,4,5 L L X L L H H H	JIKI JOKO F LX LX H LX HX H HX HX H	HH 07 LH 15	FFED FFED FFED FFED FFES FFES FFES FFES FFES	56 +1 56 +1 15 +1 56 +1 56 +1 15 +1 07 +1


4. For the ASM Flow Chart in Appendix A and the Next State Table in #1, assume that **the design will now be implemented entirely in your CPLD**. Show the simplified logic equations required for **B** and . (6 pt.)




$$J_1 = Q_0 + \omega$$
 MSOP




5. Show the above circuits required for B.L and J1.H below. (4 pt.)



6. Assuming again that we are referencing the ASM Flow Chart in Appendix A. **Fill in** the **Logic Timing Diagram** below. Assume all devices zero propagation delay equal and the flip-flops are falling edge triggered. **Q1:0 = Present State at the outputs of the JK Flip-Flops.** (12 pt.)




7. A student has found an 8 MHz clock chip but requires 4 MHz and 2 MHz in their design. Using your vast array of devices learned to date in this class, create a *flow chart*, *functional block diagram*, *next state table* and *logic equations* required to create Out_4MHz and Out_2MHz from the 8 MHz clock.



7B. Next State Table and Required MSOP Logic Equations (12 pt.):

$D_{1} = Q_{1} \oplus Q_{0}$ $Out_{-} \neq MHz = Q_{1} = Q_{1}$ $D_{0} = Q_{0}$ $Out_{-} \neq MHz = Q_{1} = Q_{1}$ $also acceptable$
--

8. You are given a microprocessor with a **16 bit address bus** and **8 bit data bus**. The control bus consists of a **RW.H** signal and a low true data strobe (**DS.L**). Upon reset, the processor begins fetching the *address of the first instruction* from the *highest two addresses in the system memory map*. You are given any number of **4K x 8 ROMs** and **16K x 4 SRAMs**. Place **8K of ROM** in the system and **16K of SRAM** starting at 2000 Hex in the system memory map. Show the required Rom & Ram memory devices below. Label all signals and use bus nomenclature where appropriate. (12 pt.)




9. What are the address decode equations and address ranges for each device above? (9 pt.)

10. What values should be programmed at addresses FFFF and FFFE? (1 pt.)

Lovest address of Rom

11. In the space provided below, show the ASM Flow Chart required for the Automatic Fish Tank Controller design in **Appendix B**. (8 pt.) The highest points will be awarded for the best design and vice-versa.

Outputs: Heat, Pump, Bubbler, UV-Light Inputs: Temp Sensore, Photo Sensor TOP Pump X Ts, Ps 01 00 Heat BILLY B Heat Pump IX 01 Ts, Ps 80 Heat TOP



Appendix B. System Description – *Automatic Fish Tank Controller*

We would like to design a flow chart for a fish tank controller. Here are the specifications:

Outputs: Heat = on/true heats up the water. Bubbler = on/true, injects bubbles into the water.

Pump = on/true, pumps the water through a filter. UV Light = on/true, turns on a bacteria killing UV light.

Inputs: TempSensor goes true when the temperature in the tank falls below the desired set-point. i.e. The water is too cold!

PhotoSensor goes true when the water is murky due to excessive bacteria & dirt in the water.

- 1. The period of the clock is three minutes.
- 2. The Pump should always be pumping water through the filter at any time.
- 3. The Bubbler should be on for half of the time of pump operation when the temperature is above set-point for extended periods of time. The Bubbler should also be immediately turned on when murky bad water is detected. At any time, if the temperature falls below set-point, the Bubbler should be immediately shut off.
- 4. The Heater should immediately go on when the water temperature is below the desired set-point and should stay on for at least three minutes. During this 3 min heat interval, PhotoSensor does not need to be checked.
- 5. The UV_Light should only go on if both the temperature is above set-point and the PhotoSensor detects murky water. If the PhotoSensor detects clear water or the temperature falls below set-point, UV Light should be immediately shut off.