

Open book/open notes. No electronic devices permitted. Do not write on the back side of any of the pages.

Page 1)	14 points	<u>#1 Ben</u>	Page 2)	16 points	<u>#2 Mac</u>	<u>#3 Marquez</u>	
Page 3)	22 points	<u>#4 Beichen</u>	<u>#5 Steph</u>	<u>#6 Daniel C.</u>	18 points	<u>#7A Tom</u>	<u>#7B Patrick</u>
Page 5)	22 points	<u>#8 Alex P</u>	<u>#9 Leysny</u>	<u>#10</u>	8 points	<u>#11 Danny B.</u>	
TOTAL _____				out of 100			

Grade Review Information: 1. Deadline of request for grade review is the day the exam is returned. 2. Do not make any changes to problems in the test as this will be considered cheating. 3. Write only in this blocked area for a re-grade request. 4. Simply write the problem number that you would like re-graded. 3 Maximum.

1. Tomasz Scan, clip, staple Gradebook Greg
2. Daniel O., Kevin Totals
3. * Alex B gets the works on the EQ

1. For the following questions refer to **Appendix A**. In Appendix A, the flow chart is a logic flow chart with all low true input and output signals. **JK flip-flops** should be used in the state generation. Assume that the JK flip-flop **DOES NOT** have a reset or clear operation and therefore at power up, if an unused state is accidentally entered, the un-used state should be forced to go to State 0 in the next cycle. Show **the next state table below where the state variables (present state and JK flip-flop inputs) are placed in the most significant bit positions. All remaining variables should then be written in alphabetical order.**
i.e. A (most significant bit), B, C (least significant bit), etc. (14 pt.)


	Q_1	Q_0	v	w	y	Q_1^+	Q_0^+	J_1K_1	J_0K_0	ABC
	0	0	x	0	0	0	0	0x	0x	000
2	0	0	x	0	1	0	1	0x	1x	010
2	0	0	x	1	x	1	1	1x	1x	001
2	0	1	x	x	x	1	0	1x	x1	100
2	1	0	x	x	x	0	0	x1	0x	001
2	1	1	0	x	x	0	0	x1	x1	110
2	1	1	1	x	x	0	0	x1	x1	000

JK	Q^+
00	Q
01	0
10	1
11	1/Q

2. Assuming that we will implement the ASM Flow Chart in **Appendix A** in a **64K x 8 ROM** and JK Flip-Flops, draw a complete functional block diagram for the system below. Label all signals and assume that all unused address lines will be tied high. Note: All state variables (present state and JK flip-flop inputs) should be in the most significant bit positions. All remaining variables should then be written in alphabetical order. i.e. A (most significant bit), B, C (least significant bit). (6 pt.)

Key
 $64K = 2^6 \cdot 2^{10} = 2^{16}$

A15:0



1111/1111/1111x/xxxx
 FFEO - FFFF

3. Show the 64K x 8 ROM memory contents (Address and Data in Hex) that needs to be programmed for the memory locations corresponding to States 0. Also, program JK Don't Cares (X) in Data as Zeros/Low. (10 pt.)

Room to Convert Next State Table to Voltages Below


Addr (Hex) Data (Hex)

Addr	Q ₁	Q ₀	V	W	Y	J ₁ K ₁	J ₀ K ₀	A B C	Data	+2 Addr
3,7	L	L	X	H	H	L X	L X	H H H	07	FFEO 56 +1
2,6	L	L	X	H	L	L X	H X	H L H	15	FFE1 56 +1
0,1,4,5	L	L	X	L	X	H X	H X	H H L	56	FFE2 15 +1
			L		L					FFE3 07 +1
			L		H					FFE4 56 +1
			H		L					FFE5 56 +1
			H		H					FFE6 15 +1
										FFE7 07 +1



4. For the ASM Flow Chart in Appendix A and the Next State Table in #1, assume that *the design will now be implemented entirely in your CPLD*. Show the simplified logic equations required for **B** and **J1**. (6 pt.)

$$B = \overline{Q_1} \overline{Q_0} \overline{w} y + Q_1 Q_0 \overline{V} \text{ MSOP}$$


$$J1 = Q_0 + w \text{ MSOP}$$



5. Show the above circuits required for **B.L** and **J1.H** below. (4 pt.)






6. Assuming again that we are referencing the ASM Flow Chart in Appendix A. **Fill in the Logic Timing Diagram** below. Assume all devices zero propagation delay equal and the flip-flops are falling edge triggered. **Q1:0 = Present State at the outputs of the JK Flip-Flops**. (12 pt.)



7. A student has found an 8 MHz clock chip but requires 4 MHz and 2 MHz in their design. Using your vast array of devices learned to date in this class, create a **flow chart**, **functional block diagram**, **next state table** and **logic equations** required to create **Out_4MHz** and **Out_2MHz** from the 8 MHz clock.

7A. Flow Chart & Functional Block Diagram (6 pt.):



7B. Next State Table and Required MSOP Logic Equations (12 pt.):

Q_1, Q_0		D_1	D_0	Q_1^+	Q_0^+	Out_4	Out_2
x2	0 0	0	1	0	1	1	1
x2	0 1	1	0	1	0	0	1
x2	1 0	1	1	1	1	1	0
x2	1 1	0	0	0	0	0	0

x1 $D_1 = Q_1 \oplus Q_0$



x1 $D_0 = \overline{Q_0}$

$Out_{4MHz} = \overline{Q_0} \left[= Q_0 \right]$
 $Out_{2MHz} = \overline{Q_1} \left[= Q_1 \right]$
 also acceptable \uparrow

8. You are given a microprocessor with a 16 bit address bus and 8 bit data bus. The control bus consists of a RW.H signal and a low true data strobe (DS.L). Upon reset, the processor begins fetching the **address of the first instruction** from the **highest two addresses in the system memory map**. You are given any number of 4K x 8 ROMs and 16K x 4 SRAMs. Place 8K of ROM in the system and 16K of SRAM starting at 2000 Hex in the system memory map. Show the required Rom & Ram memory devices below. Label all signals and use bus nomenclature where appropriate. (12 pt.)


have 4K x 8 Rom's \Rightarrow Need 8K x 8 Rom
 16K x 4 SRAMs \Rightarrow 16K x 8 SRAM

$2^6 \cdot 2^{10} = 2^{16}$ A15:0
 64K



$4K = 2^2 \cdot 2^{10} = 2^{12}$ A11:0

$16K = 2^{14}$ A13:0



9. What are the address decode equations and address ranges for each device above? (9 pt.)

$\times 3$ $-ROM0 = A15 \cdot A14 \cdot A13 \cdot \overline{A12} \cdot DS.L \cdot RW.H$ E000 - EFFF

$\times 3$ $-ROM1 = A15 \cdot A14 \cdot A13 \cdot A12 \cdot DS.L \cdot RW.H$ F000 - FFFF

$\times 3$ $-SRAM0 = (\overline{A15} \cdot \overline{A14} \cdot A13 + \overline{A15} \cdot A14 \cdot \overline{A13}) \cdot DS.L$ 2000 - 5FFF


10. What values should be programmed at addresses FFFF and FFFE? (1 pt.) E0, 00

Lowest address of Rom


11. In the space provided below, show the ASM Flow Chart required for the Automatic Fish Tank Controller design in Appendix B. (8 pt.) The highest points will be awarded for the best design and vice-versa.

Outputs: Heat, Pump, Bubbler, UV-Light

Inputs: Temp Sensor, Photo Sensor



Appendix A. ASM Flow Chart (V.L, W.L, Y.L, A.L, B.L, C.L) implement with JK Flip-Flops!



Appendix B. System Description – *Automatic Fish Tank Controller*

We would like to design a flow chart for a **fish tank controller**. Here are the specifications:

Outputs: Heat = on/true heats up the water. Bubbler = on/true, injects bubbles into the water.
 Pump = on/true, pumps the water through a filter. UV_Light = on/true, turns on a bacteria killing UV light.

Inputs: TempSensor goes true when *the temperature in the tank falls below the desired set-point*. i.e.
 The water is too cold!

PhotoSensor goes true when the water is murky due to excessive bacteria & dirt in the water.

1. The *period of the clock is three minutes*.
2. The Pump should always be pumping water through the filter at any time.
3. The Bubbler should be on for half of the time of pump operation when the temperature is above set-point for extended periods of time. The Bubbler should also be immediately turned on when murky bad water is detected. At any time, if the temperature falls below set-point, the Bubbler should be immediately shut off.
4. The Heater should immediately go on when the water temperature is below the desired set-point and should stay on for at least three minutes. During this 3 min heat interval, PhotoSensor does not need to be checked.
5. The UV_Light should only go on if both the temperature is above set-point and the PhotoSensor detects murky water. If the PhotoSensor detects clear water or the temperature falls below set-point, UV Light should be immediately shut off.