

Open book/open notes, 90-minute exam to be done in non-red pen. **No electronic devices permitted.**



**Point System:** Page 1 => 8 points Veronica  
 Page 2 => 12 points Madison  
 Page 3 => 15 points #5-9 Mitch / #10 Alan  
 Page 4 => 15 points #12 & #14 Mason / #11 Jonathan  
 TOTAL => \_\_\_\_\_ (50 pt.)

Grade Review Information: (NOTE: deadline of request for grade review is the day the exam is returned.)  
 \_\_\_\_\_  
 \_\_\_\_\_  
 \_\_\_\_\_

1. Implement the logic equation below using 2 Input NAND Gates only. (6 pt.)

$$Y = \overline{(A * (\overline{B+C})) (D+E)} ; A.L, B.H, C.L, D.H, E.L, Y.L$$

Key



2. The G GPU has been redesigned to initially boot from 8000 Hex. i.e. Fetch it's first instruction from 8000H in memory. Assuming that there is a low true Reset signal, explain what needs to be modified in the current design to facilitate booting from 8000 Hex. (2 pt.) Best Answer = Most Points!

Use Asynchronous set & CLR on FFs that make-up the PC



Specifically, CLR PC[14:0] upon reset and set PC[15] upon reset.

PC +1

set/CLR +1

Lazy Key

5K

1K = 2<sup>10</sup>

A9:0

1000 | 00xx | xxxx | xxxx

3. A student has interfaced a **2K x 8 ROM** with the G-CPU starting at address **8000 Hex**. The student also has interfaced and placed **4K x 8 RAM in the highest 4K of the G-CPU memory map**. What is the memory ranges for the ROM and RAM devices? (2 pt.)

2K → 2<sup>1</sup> × 2<sup>10</sup> = 2<sup>11</sup>

ROM Memory Range

8000 Hex to

87FF

93FF

(Hex) for 5K

4K → 2<sup>2</sup> × 2<sup>10</sup> = 2<sup>12</sup>

RAM Memory Range

F000

(Hex) to FFFF Hex

4. A vector stored in RAM consists of **signed numbers that are one byte in length**. Write the code to convert all the negative numbers to positive numbers. Assume **B** contains the **length** of the vector and **Y** contains the **starting address** of the vector. Also, if you need a counter in memory, use address **FFFF Hex**. (10 pt.)

STAR \$FFFF ; save counter in memory

TOP: Ldaa 0, y ; get value

BP SKIP

Ldab # \$FF, B = -1  
sum\_BA ; Neg. no -1

com A ; complement A

staa 0, y ; store pos. no.

INY ; INC PTR

SKIP: ldaa \$FFFF ; get count

sum\_BA ; count = count - 1

BEQ DONE ; check if zero

STAA \$FFFF ; save counter  
BNE TOP

DONE: Ldaa #0 ; infinite loop

BEQ DONE

1 pt for both

Madison  
if you have a better scheme use it and document it for later

Key

For the next set of questions, consult the G-CPU code in Appendix A and assume the following initial conditions: A = 5, X = \$FF00, Memory location \$FF00 = \$00, \$FF01 = \$11, \$FF02 = \$22 .... \$FF08 = \$88.

5. What is the effective address for the STAB instruction at \$8006? FFFF Hex (2 pt.)

6. What is the effective address for the LDAB instruction at \$8009? 8000A Hex (2 pt.)

7. How many times is the LDAA 0,X at address \$801C executed at run time? 2 Hex (2 pt.)

8. What values in SRAM memory below when the PC is fetching \$8028? (3 pt.)

\$FF00 = 44 Hex      \$FF01 = 33 Hex      \$FF02 = 22 Hex


\$FF03 = 11 Hex      \$FF04 = 00 Hex      \$FF05 = 55 Hex

9. What is the function of this short program? Reverse the elements in the vector.

i.e. 1st ↔ last, 2nd ↔ 2nd from last, etc.

(2 pt.)

10. Using only 2:1 decoders, flip-flops, 2:1 muxes, single bit full adders and any other elementary digital components, design the hardware required to implement the SUM\_AY instruction. Label all buses and explain any new signals you'll need in the ALU, Controller, IR and/or Address Mux. Best design = Most points. (4 pt.)



YLDU	YINC	YAY	P1	P2	
0	0	0	0	0	hold
0	0	1	1	1	sumAY
0	1	0	0	1	INC y
1	0	0	1	0	load data

$$P1 = \overline{YINC} (YLDU \oplus YAY)$$

$$P2 = \overline{YLDU} (YINC \oplus YAY)$$

$$P3 = \overline{YINC} (YLDL \oplus YAY)$$

$$P4 = \overline{YLDL} (YINC \oplus YAY)$$

↑ needs Y-LDL

↑ needs Y-LDU

11. For the G CPU code shown in Appendix A, fill in the cycle table below for the **first pass** for the lines of code shown below. **Use the initial conditions shown on the previous page and show all answers in Hex.** (9 pt.)

LDAB \$FFFE ; first pass of this instruction  
 DECA ; assume this takes 2 cycles to execute

*IR = 6 bits Max IR = 3F*

Cycle	Controller State ①	Addr Bus ②	Data Bus ①.5	IR ①	R/W ①.5	B Reg ①	Dev driving Addr Bus ①	Dev Driving Data Bus ①
1	0	8012	05	04	1	01	PC	ROM
2	1	8012	05	05	1	01	PC	ROM
3	7	8013	FE	05	1	01	PC	ROM
4	8	8014	FF	05	1	01	PC	ROM
5	9	FFFE	FD	05	1	01	MAR	RAM
6	0	8015	New Opcode	05	1	FD	PC	ROM
7	1	8015	New Opcode	New opcode	1	FD	PC	ROM

*New Opcode = 24 to 2F or 32 to 3F*

12. The G CPU Next State Table and Controller can be found in Appendix B. The Controller was created via an  $16K \times 32$  ROM. For the very **first** and **last** cycles of the LDAB \$FFFE instruction above, show the addresses and corresponding data that need to be programmed in the ROM. (4 pt.)


First Cycle Executed

ROM Addresses = 0 - 00FF Hex Data = 058103 Hex

Last Cycle Executed


ROM Addresses = 0900 - 09FF Hex Data = 0307FC Hex

14. For the new SUM\_AY instruction in Appendix A, show below what needs to be added to the Controller ASM Flow Chart assuming that this instruction will follow the INY instruction in the ASM Chart. (2 pt.)



# Appendix B. G-CPU Controller & Next State Table:


## Controller Input & Output




## Debug Purposes




## Controller Inputs (State, Flags, Instruction)




## Controller Logic



## ASM State Generation



## Controller Outputs



Appendix A. G-CPU Code (address of instruction in memory shown on left):

Register **A** = *Vector Length*, Register **X** = *Starting Address of Vector*

$X = \$FF00$   $A = 5$

8000 ✓	Compute:	ORG	\$8000	
8001 ✓		TXY	$y = FF00$	;new instruction transfer X => Y
8002 ✓		SUM_AY	$y = FF05$	;new instruction A + Y => Y
8003 ✓		DEY	$y = FF04$	;new instruction Decrement Y
8004 ✓		SHFA_R	$A = 2$	
8005 ✓		TAB	$B = 2$	
8006 ✓, 7, 8 ✓		COMB	$B = FD$	
8009 ✓, A ✓		STAB	$\$FFFE$	$FFFE [FD]$
800B ✓		LDAB	$\#1$	$B = 1$
800C ✓, D, E ✓		SUM_BA	$A = 3$	
		STAA	$\$FFFF$	$FFFF [3]$ 2nd pass
800F ✓, 10, 11 ✓	Loop:	LDAA	$\$FFFF$	$A = 3$ ) $A = 2$
8012 ✓, 13, 14 ✓		LDAB	$\$FFFE$	$B = FD$
8015 ✓		DECA	$A = 2$ , $A = 1$	;new instruction Decrement A
8016 ✓		TAB	$B = 2$	
8017 ✓, 18 ✓		BEQ	Done	2nd Pass
8019 ✓, 1A, 1B ✓		STAA	$\$FFFF$	$FFFF [2]$
801C ✓, 1D ✓		LDAA	0,X	$A = 00$
801E ✓, 1F ✓		LDAB	0,Y	$B = 44$
8020 ✓, 21 ✓		STAA	0,Y	$FF04 [00]$
8022 ✓, 23 ✓		STAB	0,X	$FF00 [44]$
8024 ✓		INX	$X = FF01$	
8025 ✓		DEY	$y = FF03$	;new instruction, Decrement Y
8026 ✓, 27 ✓		BRA	Loop	;new instruction, unconditional branch
8028 ✓	Done:	BRA	Done	;new instruction, unconditional branch

1101

0 1 1 0 1 4 1 0 1 1  
 0000/0001/0000/0100/0000/0000

G-CPU Controller Next State Table

Pres State	Opcode	Flags	Next State	Mux Select			Control		REG INC	ADDR SEL	PC	MAR	X,Y Loading		Disp Regs		Present State Function	
				MSA [L:0]	MSB [L:0]	MSC [3:0]	IR LD	R /W	PC MAR XY	ADDR SEL [L:0]	PC LD L/U	MAR LD L/U	X LD L/U	Y LD L/U	XD_LD	YD_LD		
Q[5..0]	IR[5..0]	Z N	D[5..0]															
000000	XXXXXX	XX	000001	01	10	0000	1	1	0000	00	00	00	00	00	00	00	00	generic instruction fetch
000001	000000	XX	000000	10	10	0000	0	1	1000	00	00	00	00	00	00	00	00	Transfer A to B (TAB)
000001	000001	XX	000010	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	Transfer B to A (TBA)
000001	XXXXXX	XX	000000	00	10	0000	0	1	1000	00	00	00	00	00	00	00	00	LDAA #data, state 1
000001	000011	XX	000011	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	LDAA #data, state 2
000011	XXXXXX	XX	000000	01	00	0001	0	1	1000	00	00	00	00	00	00	00	00	LDAB #data, state 1
000001	000100	XX	000100	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	LDAB #data, state 3
000100	XXXXXX	XX	000101	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	LDAA addr, state 1
000101	XXXXXX	XX	000110	01	10	0000	0	1	1000	00	00	10	00	00	00	00	00	LDAA addr, state 4
000110	XXXXXX	XX	000000	00	10	0000	0	1	0000	01	00	01	00	00	00	00	00	LDAA addr, state 5
000001	000101	XX	000111	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	LDAA addr, state 6
000111	XXXXXX	XX	001000	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	LDAB addr, state 1
001000	XXXXXX	XX	001001	01	10	0000	0	1	1000	00	00	10	00	00	00	00	00	LDAB addr, state 7
001001	XXXXXX	XX	000000	01	00	0000	0	1	0000	00	00	01	00	00	00	00	00	LDAB addr, state 8
000001	000110	XX	001010	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	LDAB addr, state 9
001010	XXXXXX	XX	001011	01	10	0000	0	1	1000	00	00	10	00	00	00	00	00	STAA addr, state 1
001011	XXXXXX	XX	001100	01	10	0000	0	1	1000	00	00	01	00	00	00	00	00	STAA addr, state A
001100	XXXXXX	XX	000000	01	10	0000	0	0	0000	01	00	00	00	00	00	00	00	STAA addr, state B
000001	000111	XX	001101	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	STAA addr, state C
001101	XXXXXX	XX	001110	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	STAB addr, state 1
001110	XXXXXX	XX	001111	01	10	0000	0	1	1000	00	00	10	00	00	00	00	00	STAB addr, state D
001111	XXXXXX	XX	000000	01	10	0001	0	0	0000	01	00	00	00	00	00	00	00	STAB addr, state E
000001	001000	XX	010000	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	STAB addr, state F
010000	XXXXXX	XX	010001	01	10	0000	0	1	1000	00	00	00	10	00	00	00	00	LDX #data, state 1
010001	XXXXXX	XX	000000	01	10	0000	0	1	1000	00	00	00	01	00	00	00	00	LDX #data, state 10
000001	001001	XX	010010	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	LDX #data, state 11
010010	XXXXXX	XX	010011	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	LDY #data, state 1
010011	XXXXXX	XX	000000	01	10	0000	0	1	1000	00	00	00	00	10	00	00	00	LDY #data, state 12
000001	001010	XX	010100	01	10	0000	0	1	1000	00	00	00	00	00	01	00	00	LDY #data, state 13
010100	XXXXXX	XX	010101	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	LDX addr, state 1
010101	XXXXXX	XX	010110	01	10	0000	0	1	1000	00	00	10	00	00	00	00	00	LDX addr, state 14
010110	XXXXXX	XX	010111	01	10	0000	0	1	0100	01	00	00	10	00	00	00	00	LDX addr, state 15
010111	XXXXXX	XX	000000	01	10	0000	0	1	0000	01	00	00	01	00	00	00	00	LDX addr, state 16
000001	001011	XX	011000	01	10	0000	0	1	1000	00	00	00	00	00	00	00	00	LDY addr, state 17

Addr  $\Phi$  upper 3 bytes

$$D5D4D3D2 | D1D0 \text{ MSA } \text{MSB} \text{ MSC } \text{IRLD}^* \text{ R/W } \text{INCS} \text{ Addr Sel } \text{PC LD}^* \text{ MAR LD}^* \text{ XLD}^* \text{ YLD}^* \text{ XDR LD } \text{YDR LD}$$

$$0000 | 0101 | 0000 | 0011 | 0000 | 0000 = 058300 \text{ Hex}$$

$$LLLL \text{ LH LH } | \text{HL LL } \text{LLLH} | \text{LLLL LL HH} = 058103 \text{ Hex}$$

Addr 900 Hex

$$MSB \text{ MSC } \text{IRLD}^* \text{ R/W } \text{INCS} \text{ Addr Sel } \text{PC LD}^* \text{ MAR LD}^* \text{ XLD}^* \text{ YLD}^* \text{ XDR LD } \text{YDR LD}$$

$$006000 | 010000 | 0100 | 0000 | 0000 | 0000 = 010400 \text{ Hex}$$

$$LLLL \text{ LL HH } | \text{LLLL LH HH} | \text{HH HH HH LL} = 0307FC$$