

Open book/open notes, 90-minute exam. **No electronic devices permitted.**

**Point System:** Page 1 => 4 points Veronica #2  
 Page 2 => 10 points Daniel / Cody #3  
 Page 3 => 6 points Kevin #4 / Alan #5  
 Page 4 => 10 points Lucas  
 Page 5 => 15 points Aaron / #10 Casey 6-9  
 Page 6 => 5 points Caleb  
 TOTAL => \_\_\_\_\_ (50 pt.)


Grade Review Information: (NOTE: deadline of request for grade review is the day the exam is returned.)

*Total Pts. -> Canvas Kyle, Wyatt*

You are given a 1 KHz clock for the following problem. Design a state machine that creates an output (OUT.H) based on three input variables: A.L, B.L and C.L. **Assume ONE and ONLY one of the three INPUT variables will be TRUE at any given time.**

If A = T, output a 500 Hz 50% Duty Cycle square wave. Else If B = T, output a 333.3 Hz 33.3% Duty Cycle square wave. Else if C = T output a 250 Hz 25% Duty Cycle square wave. Recall: Frequency = 1/Period and Duty Cycle = 100% \* (Time High/Period). Best Design = Most pts.


1. Draw the Flow Chart below for the State Machine. Don't forget to **number your states!** (4 pt.)




*inverted duty cycle -0.5*

*Crappy outputs -0.5*

*Extra State -1  
 No Out.H -0.5 in state  
 No states between -1*



2. Draw the **Functional Block Diagram** for the system assuming that **logic gates & D flip-flops** will be used in the implementation. **Label all signals.** (3 pt.)



3. Fill in the **Next State Table** below and use only the Present and Next States required in your design (7 pt.)

Note: You may assume that we have created a **reset circuit** to always start in the first state 'State 0'.

A.L	B.L	C.L	Q3.H	Q2.H	Q1.H	Q0.H	D4.H	D3.H	D2.H	D1.H	D0.H	OUT.H
/	X	X	X		0	0				0	1	0
/	1	X	X		0	1				0	0	1
/	0	X	X		0	1				1	0	0
/	X	1	X		1	0				0	0	1
/	X	0	X		1	0				1	1	0
/	X	X	1		1	1				0	0	1
/	X	X	0		1	1				0	0	0


↑  
1 also ok

4. Create a Logic Equation (SOP is OK!) & circuit for OUT.H using inputs A.L, B.L, C.L and Qx:Q0. (3 pt.)

$$Out = A \bar{Q}_1 Q_0 + B Q_1 \bar{Q}_0 + C Q_1 Q_0$$

1.5



↑ goes away for inputs 011



(optional) c depending on N. state Table

5. Suppose we desired OUT.H to run at twice it's current frequency, to do this we would need to create a clock that is twice the original 1KHz clock. Show how to **create a 2 KHz clock from the original 1 KHz clock**.

Hint: Use the asynchronous clear and/or set mechanism in a D flip-flop. (3 pt.)



5. A vector is stored in 4Kx8 RAM at address \$1000. It consists of 37<sub>10</sub> signed numbers that are each two bytes in length. Write a GCPU program to count the number of positive numbers in the vector. Write your final sum to the address immediately after the vector stored in RAM. Use X as a pointer to the data and use address \$1FFF for your loop counter. (10 pt.)

```

+1 Ldaa #37 ($25) ; loop
    staa $1FFF      Counter

```

```

    Ldx # $1000 ; data ptr
Top: +1 Ldaa 1, X ; get data

```

37<sub>10</sub> = 37 words = 74 bytes  
 74 = 4A Hex    0-73 = 74 byte  
                   ↑ 49 Hex

37<sub>10</sub> = 25 Hex

```

+1 Ldaa #0 ; Zero Pos.
    staa $4A Counter

```

```

+1 BN SKIP ; check if positive

```

```

    Ldaa $4A } ; inc Positive counter

```

```

    Ldab #1

```

```

    SUMBA

```

```

    STAA $4A

```

~~00000002~~

\$4A wrong -0.5

```

Skip: INX } ; inc ptr to next word

```

```

    INX } +1

```

```

    Ldaa $1FFF ; Loop counter = loop counter - 1

```

```

    Ldab # $FF

```

```

    SUMBA

```

```

    STAA $1FFF

```

```

    BNE TOP +1

```

+2

DONE

Key

For the next set of questions, consult the G-CPU code in Appendix A.

6. What is the effective address for the LDY #0 instruction? 0006 Hex (1 pt.) 6,7 ok

7. What is the effective address for the STAA 0,X instruction the 1<sup>st</sup> time it is executed? 1000 Hex (1 pt.)

8. How many RAM memory locations are modified by this program? 13 Decimal (2 pt.) 0xD

9. What are the values in RAM when the program has completed? (2 pt.) 83

\$1000 = 8B Hex 1111 0011  
1000 1000  
0000 0011  
83  
F B

\$1001 = FB Hex



or  
 88  
 03  
 1000 1000  
 0000 0011  
 B

10. In Appendix A, we are now using a **SLOW ROM** to fetch code. This ROM takes **2 cycles per memory fetch**. i.e. **2 clock periods instead of 1 to fetch a byte out of memory**. Fill in the cycle table below for the **1<sup>st</sup> loop pass** for the lines of code shown below assuming that **2 cycles instead of one will be required to fetch a memory byte out of ROM**. RAM still has 1 cycle R/W to/from memory. Label simply "NEW" for new states in the controller ASM below. (9 pt.)

**OR\_BA** ;From Appendix A, show execution of the 1<sup>st</sup> pass of this code  
**STAA 0,X**

Cycle	Controller State	Addr Bus	Data Bus	IR	R/-W	A Reg	Address Mux Sel1:0	Dev Outputting To Data Bus
1	0	000F	XX	0C	1	03	0 PC	Rom
2	New	000F	18	0C	1	03	0 PC	Rom
3	1	000F	18	18	1	03	0 PC	Rom
4	0	0010	XX	18	1	8B	0 PC	Rom
5	New	0010	10	18	1	8B	0 PC	Rom
6	1	0010	10	10	1	8B	0 PC	Rom
7	24	0011	XX	10	1	8B	PC	ROM
8	New	0011	00	10	1	8B	PC	Rom
9	25	1000	8B	10	0	8B	Z MAR	CPU

11. Using only decoders, flip-flops, muxes, full adders and other elementary digital components, **show the new hardware and modifications to the controller** required to create a JMP ADDR instruction where ADDR is a 16 bit operand that corresponds to the jump address. Use **BUS labeling** when possible. (5 pt.)




(16) 4:1 Muxes, (16) D FFs


HW signals show up in Asm +0.5

PC.LD is new combined signal!

(16) 2:1 Muxes, (16) D FFs



INC PC 15:0 = same as Before!



Appendix A. G-CPU Code for Problems 6 - 10:

Note1: 8K ROM starting address \$0 and 8K RAM starting at address \$1000.

Note2: ROM is a slow device that requires TWO cycles to read in a value from it.

	ORG	\$0	
	LDAB	#\$F3	B = F3
	STAB	\$2FFF	2FFF [F3]
	LDY	#\$0	Y = 0
	LDX	#\$1000	X = 1000
T1:	LDAA	0,Y	A = 03
	LDAB	#\$88	B = 88
	OR_BA		1000 1011 (8B) = A
	STAA	0,X	1000 [8B]
	INX		X = 1001 y = 1
	INY		
	LDAA	\$2FFF	A = F3
	LDAB	#1	B = 1
	SUM_BA		A = F4
	BNE	T1	
END1	BEQ	END1	

2nd Pass

A = F3    1111 0011  
 B = 88    1000 1000  
 A = FB  
 10001 [FB]  
 y = 2    X = 1002

F3

STAA \$2FFF    j added in Exam!

Note: Use the space below to hand assemble instructions as needed in 6 - 10:

Addr	Data		
0	03	LDAB #	B 0C
1	F3		LDX #
2	07		C 00
3	FF	STAB addr	D 03
4	2F		LDAA 0,Y
5	09	LDY #	E 88
6	00		F 18
7	00		OR_BA
8	08		STAA 0,X
9	00	LDX #	10 10
A	10		11 00
			12