
		-4011141110			·
Spring 2017 Final Quiz			UF ID#		
Open book/op		-minute exam. No			11/2
Point System	: Page 1	=> 4 points Veval => 6 points Kevint => 15 points Aaron	oni ca	Page 2 => 10 points	anie/ Cody
	Page 3	=> 6 points Kevint	Alan #5	Page 4 => 10 points	Lucas
	Page 5	=> 15 points <u>Aaro</u>	1 /#10 Cosey	Page 6 => 5 points	Caleb
		TOTAL =:		(50 pt.)	
				e review is the day the ex	am is returned.)
Total	l Pts.	-> Canvas	Kyle,	Wyatt	
*					
You are given	a 1 KHz cloc	ck for the following p	roblem. Design a	state machine that creat	es an output (OUT.
		any given time.	.L Assume C	ONE and ONLY one of the	ie three INPU i
If <b>A</b> = <b>T</b> , outpu	It a <b>500 Hz 50</b>	0% Duty Cycle square	are wave. Else if	<b>B = T</b> , output a <b>333.3 Hz</b> uare wave. Recall: <b>Fre</b> q	33.3% Duty Cycle
and Duty Cyc	le = 100% * (	(Time High/Period)	. Best Design = N	lost pts.	denoy – in chou
1. Draw the F	l <b>ow Chart</b> be	low for the State Ma	achine. Don't forg	et to <i>number your state</i>	s! (4 pt.).
		Secon	nd Best!		Best!
	1 0		2	OK	
	1		***		
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				-
	No Page 1	Vout'			
	1-1-2	1 1	7		
		1		(A)-C	ut)
	B	1		Yo	
	Yo	Tour 3		2	
	V				
ed -0.5		/ ]		(B)	out)
cyle -	V				
<b>1</b>	, , , , , , , , , , , , , , , , , , ,	51		[ 3]	
any output	s low			OUT 3	1
20.5					
)			,		
No (	Out.H -	0.5 in state			Pg. Score =
no s	tatus be	turen -			
	THE STATE OF THE S				


Ker

2. Draw the **Functional Block Diagram** for the system assuming that **logic gates** & **D flip-flops** will be used in the implementation. **Label all signals**. (3 pt.)




3. Fill in the **Next State Table** below and use only the Present and Next States required in your design (7 pt.) Note: You may assume that we have created a **reset circuit** to always **start** in the first state **'State 0'**.

			-			
	A.L B.L C.L	2011				
		Q3.H Q2.H Q1.H Q0.		D2.H D1.	H DO.H	OUT.H
	1 X X X	00	<b>'</b>	C	) /	$\bigcirc$
	IIXX	0			50	
		$\wedge$ 1		C		,
	10 × ×	-0	13	804-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	0	0
·		10		234	)) ()	
	/ × / /	. A				
	1 × 0 ×	) 0		1	)	0
		1		C	0	1
28		. 1		C	, 0	
	/XXO	( )		0	0	0
						g
	9				1	<i>/</i>
					1 a	g ulso ok
•						
	Page 2			Pa	age Score	=
			[			



5. Suppose we desired OUT.H to run at twice it's current frequency, to do this we would need to create a clock that is twice the original 1KHz clock. Show how to *create a 2KHz clock from the original 1KHz clock*. Hint: Use the asynchronous clear and/or set mechanism in a D flip-flop. (3 pt.)



final sum to the address immediately after the vector stored in RAM. Use X as a pointer to the data and use address \$1FFF for your loop counter. (10 pt.) 37,0 = 37 words = 74 bytes 74=4A Hex 0-73=746yt +1 Cdaa # 37 (\$25); Loop Staa \$1FFF Count 3710 = 25 Hex Ldx #\$1000 i data ptr > Ldal #0 ) Zero Pos. Top: \* Ldan 1, X ; get data Staa \$4A +1 BN SKIP ; check if positive Ldaa \$4A }; inc Positive counter AMO 2 Ldab #1 \$4A wrong \_0.5 SUMBA STAA \$YA 7 j inc pto to next word INX Ldaa \$15ff yi Loop Counter = loop counter-1 SUMBA STAA \$IFFF DONE Page 4 Page Score =

1	/0	V
- 1	-	-

For the next set of questions, co	onsult the G-CPU code in Appendix A
-----------------------------------	-------------------------------------

	6. What is the effective address for the LDY #\$0 instruction?	000 6	(6) / 0K Hex (1 pt.)
	7. What is the effective address for the STAA 0,X instruction the 1st tin	ne it is executed?	
		1000	<b>Hex</b> (1 pt.)
	8. How many RAM memory locations are modified by this program?	13	0 x D _ Decimal (2 pt.)
r	9. What are the values in RAM when the program has completed? (2 p	ot.)	83 1111 0011 1000 1000


10. In Appendix A, we are now using a **SLOW ROM** to fetch code. This ROM takes **2** cycles per memory fetch. i.e. **2** clock periods instead of **1** to fetch a byte out of memory. Fill in the cycle table below for the **1**<sup>st</sup> loop pass for the lines of code shown below assuming that **2** cycles instead of one will be required to fetch a memory byte out of ROM. RAM still has 1 cycle R/W to/from memory. Label simply "**NEW**" for new states in the controller ASM below. (9 pt.)

OR\_BA STAA

0,X

;From Appendix A, show execution of the 1st pass of this code

	Controllo							
Cycle	Controller State	Addr Bus	Data Bus	<u>IR</u>	<u>R/-W</u>	A Reg	Address Mux Sel1:0	Dev Outputting To Data Bus
1	0	000F	××	OC		03	O PC	Row
2	New	000 F	18	DC	1	03	O PC	Rom
3		000 F	18	18	1	03	O PC	Rom
4	0	0010	××	18	1	8 <i>B</i>	o pc	Rom
5	New	0010	10	18	1	8B	O PC	Rom
6	1	0010	10	10	1	8B	O PC	Rom
7	24	0011	××	10	/	88	PC	Rom
88	New	00 11	00	10	1	8B	PC	Ron
9	25	1000	8 B	10	0	8B	2 MAR	cpu
				/	0			



## Appendix A. G-CPU Code for Problems 6 - 10:

Note1: 8K ROM starting address \$0 and 8K RAM starting at address \$1000.

Note2: ROM is a slow device that requires TWO cycles to read in a value from it.

T1:	ORG LDAB STAB LDY LDX LDAA LDAB OR_BA STAA INX	\$0 #\$F3 \$2FFF #\$0 #\$1000 0,Y #\$88	B=F3 2FFF [F3] Y=0 X=1000 A=03 B=88 1000 1011 (8 B)=A 1000[8B] X=1001 Y=1	24d Pass A=F3 1111 0011 B=88 A=FB) 10001 CFB] y=2 x=1002
	LDAA LDAB	\$2FFF #1	A=F3 B=1	F3
END1	SUM_BA BNE BEQ	T1 END1	A=F4	
	STAA \$	ZFFF	jadded in Exam!	

Note: Use the space below to hand assemble instructions as needed in 6 - 10:

Addr Data 0 03 Ldnl # 1 F3 2 07 3 FF Stab addr 4 2F 5 09 Ldn # 6 00 8 08 9 00 LDX #	B OC C 00 D 03 E 88 F 18 10 10 11 00	LdX#  Ld aa Oyy  OR-8A  STAA OX
A 10		Page Score =