University of Flori Department of Electrica		EEL 3701—Fall 2019 Wednesday, 9 October 2019		Dr. Eric. M. Schwartz
Page 1/10	May the Schwartz	$\mathbf{Exam 1P}_{\mathbf{I}}$	Last Name, First N	Jame
 all electronic Show all work clearly indicat of the page wit You may <u>not</u> u This exam cou 	be with you! <u>ell phones</u> and other noise ma <u>es</u> . f on the <u>front</u> of the test papers. <u>I</u> red note on the front of the page, Il <u>not</u> be graded without an indica se any notes, HW, labs, other boo nts for <u>27</u> % of your total course s estion <u>carefully</u> and <u>follow the in</u>	Box each answer. If you need " "MORE ON BACK", and use ation on the front. oks, scratch paper, or calculator grade.	more room, make a the back. The back	UF CIMAR/MIL AV (Robot) Indy (Race Car) Challenge
1	es for problems may be changed ge and sign this page in order for		gincering	Good luck!

Please read

carefully.

UNIVERSITY of

- **CLEARLY** write your name at the top of <u>this</u> test page (and, if you remove the staple, all others). Be sure your exam consists of <u>10</u> distinct pages. Sign your name and add the date below. (If we struggle to read your name, you <u>will</u> lose points.)
- For circuit diagrams, use **labels** to identify physical connections instead of drawing lines (wires). Failure to do so will cost you one point per problem.
- For anything undefined, if necessary, state a reasonable assumption.
- Failure to follow the below rules will result in <u>NO</u> partial credit.
 - The base (radix) of all number must be indicated with a subscript or prefix.
 - Truth tables, voltage tables, and timing simulations must be in **counting** order.
 - Label the inputs and outputs of each circuit with activation-levels.
 - For each mixed-logic circuit diagram, label inputs of <u>each</u> gate with the appropriate logic equations.
 - For K-maps, label <u>each</u> grouping with the appropriate equation.
 - Labels inside of parts must be provided whenever it can be confusing, e.g., they **MUST** be specified for MUL but not for NANDs and ORs.
 - For each circuit design, equations must <u>not</u> be used as replacements for circuit elements.
 - Boolean expression answers must be in lexical order, (i.e., /A before A, A before B, & D_3 before D_2).

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME DATE	C (9 Oct 2019)	-	
Regrade comments below: Give page # and problem # and reason for the pe	tition. Problems	Available	Points
	1	13	
	2	10	
•	3-4	11	
•	5	12	
·	6	13	
	7	14	
•	8	16	
	9	11	
•	TOTAL	100	

			ity of Florida nt of Electrical & Computer Engineering		EEL 3701—Fall 2019 Inesday, 9 October 2019	9	Dr. Eric. M. Schwartz
	Pag	ge 2/	10		Exam 1P		
						Last Name,	First Name
[13%]	1.	So	lve the following arithmetic	problems.	Remember to she	ow <u>ALL</u> wor	k here and in <u>EVERY</u>
		pr	oblem on this exam.				
(4%)		a)	Determine the unsigned hexa	adecimal, o	ctal, binary, and BC	D representat	ions of the number 311_{10} .
5 min			(I strongly recommend that	you check	your work <mark>before</mark> :	moving on to	the next problem.)
						Binary:	
						Octal:	
						Hex:	
						BCD:	

(3%)
 b) Determine the <u>10-bit</u> signed magnitude, 1's complement, and 2's complement representations of the decimal number -311₁₀. (I strongly recommend that you check your work before moving on to the next problem.)

Signed Mag:	
0 0	

1's Comp: _____

2's Comp: _____

(3%) c) What is $256_{10} - 311_{10}$ in <u>10-bit</u> 2's complement? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). Hint: $256 = 2^{8}$. You must show <u>all</u> work.

(25610 – 31110)2 10-bit 2's comp:

University of Florida
Department of Electrical & Computer Engineering

EEL 3701—Fall 2019 Wednesday, 9 October 2019

Exam 1P

Last Name, First Name

1. d) What is $-256_{10} - 311_{10}$ in <u>10-bit</u> 2's complement? You must use binary numbers to <u>derive</u> and (3%)determine the solution (not decimal). Hint: $256 = 2^{8}$. You must show all work

(-25610 - 31110)2 10-bit 2's comp:

[10%] 2. Directly implement the below equation with a mixed-logic circuit diagram, i.e., do **NOT** simplify the equation. Use only **NOR** gates (or their mixed-logic equivalent). Minimize the total number of gates. 7 min You are free to choose the activation levels ; but the chosen activation-levels should optimize your solution. Check twice that you correctly read the equation!

$$UF = \overline{\left[\left(\overline{N+\overline{U}}\right)+M\right]*\left(\overline{O*\overline{N}+E}\right)}$$

- N()____
- U()____
- M()____
- O() UF()

E()____

3 min

Page 3/10

Page 4/10


Exam 1P

Last Name, First Name

[5%] 3. Simplify the following logic equation using <u>only Boolean identities, laws, or theorems</u>. Show all work. Give the solution in MSOP or MPOS form in <u>lexical</u> order. Check <u>twice</u> that you correctly read the equation!

$$UF = \left(\overline{\overline{I} + S}\right) * \overline{\left[\left(\overline{B + \overline{E}}\right) + \overline{S} + T\right]}$$

[6%] 4. Analyze the below circuits carefully. What are the equations for the outputs of the two similar circuits of parts a and b? Give the solution in MSOP or MPOS form in lexical order.




Page 5/10

Exam 1P


Last Name, First Name


[12%] 5. Use the given multiplexers to design mixed-logic circuit diagrams that solve each of the below problems. Be careful to read the equation correctly. Choose activation levels for each signal (that has not already been assigned) to minimize the number of additional parts required. Use only SSI gates and add the minimum number necessary. Show all work. (The three below problems are independent of each other, but the equations are identical [other than the subscripts on X].)

(%) a)
$$X_0 = \overline{W}C + Y * (\overline{B * \overline{A}})C$$
 (Note the **NON** tri-state enable.)



(_%)	b) $X_1 = \overline{W} C$	$+Y*\overline{(B*\overline{A})}C$	(Note the	tri-state	enable.)
3 min					






Exam 1P

Last Name, First Name

[13%] 6. Use the below equation for this problem.

 $Y = (\bar{A} + B + \bar{C} + D)(A + \bar{C} + \bar{D}) * (\bar{A} + C + D) * (A + \bar{C} + D) * (\bar{B} + C + D) * (A + C + D)$


a) Use a K-Map to simplify the above equation. Give the result in MPOS form and lexical order. (8%) Label <u>ALL</u> circles. 8 min



 $Y_{MPOS} =$

b) If the terms ABCD=0001 and ABCD=1011, i.e., the textbook's d(1) and d(11), are DON'T (4%) CARES (X), determine the new MSOP equation, in lexical order. Label ALL circles.







c) Are the above equations (in parts a and b) equivalent? Why or why not? (1%)

1 min

Departm	sity of Florida ent of Electrical & Computer Engineering	EEL 3701—Fall 2019 Wednesday, 9 October 2019		Dr. F	Eric. M. Schwartz
Page 7	/10	Exam 1P	Last Name,	First Nan	ne
[14%] 7. In (6%) a) 5 min	this problem, you will design a m Draw the mixed-logic circuit dia using parts from the 74'UF chip layout diagrams. Choose the levels for A and B. Label the pi diagram. X must be active-high	agram to directly implement shown. These should be ci optimal (best) activation- n numbers on your circuit	and some inp these two eq	ut and outputions uations ms, not $\overline{+B}$	

b) Draw the required switch circuits and LED circuits to complete the circuit design for this problem. (These should be **circuit diagrams**, **not** layout diagrams.) Draw the switches in their true positions. Both a switch and an LED circuit symbol are shown here. (The switch shown is in its open position.) Do not draw unnecessary components.

(8%)

3 min




8 =Vcc, 4 =GND

University of Florida Department of Electrical & Computer Engineering

Page 8/10

EEL 3701—Fall 2019 Wednesday, 9 October 2019

Exam 1P



Exam 1P

Last Name, First Name

(3%) 8. c) Find the required <u>simplified</u> (MSOP or MPOS) equations for ONLY the following signals:
 5 min
 b the T-FF input and the Y output. If necessary (i.e., not done already done in the functional block diagram), also determine the equations necessary to asynchronously go to state 10 when Restart (active-low) goes true.

(4%) 5 min	 d) Design the complete circuit, using the T-FF, D-FF(s), and JK-FF(s), as described previously. All inputs and outputs of the circuit should be clearly indicated <u>coming into or out of</u> the below dashed box. Your design must include the circuitry necessary to asynchronously go to state 10 when Restart (active-low) goes true. Equations not calculated should be shown as an empty box 			
<u>Inputs</u>		Outputs		
I	ار			

Wednesday, 9 October 2019

Page 10/10

Exam 1P

EEL 3701—Fall 2019

Last Name, First Name

- [11%] 9. In this problem you will design a 6-input MUX with no enable.
- (1%) a) Draw a functional block diagram for a 6-input MUX with no enable. Use select lines labeled S_I and inputs labeled X_J (with the normally used subscripts). All S_I and X_J are active-high, as is the output Y.
- (5%)b) Use a single 4-input MUX and a single 2-input MUX, both with 4 min single tri-state enables, to design a 6-input MUX with no enable. For each of these MUXes, use select lines labeled S_I and inputs labeled X_J (with the normally used subscripts). All S_I and X_J are active-high, as are these MUX outputs. Use the minimum number of additional SSI component. Choose the activation levels of the enables to minimize your additional SSI components.
- (5%) c) Use a single 4-input MUX and as many 2-input MUXes as needed 5 min (but the minimum number), all with single **non**-tri-state enables, to design a 6-input MUX with no enable. For each of these MUXes, use select lines labeled S_I and inputs labeled X_J (with the normally used subscripts). All SI and X_J are active-high, as are these MUX outputs. Use the minimum number of additional SSI component. Choose the activation levels of the enables to minimize your additional SSI components.