University of Flori	da	EEL 3701—Summer 2019		
Department of Electrical & Computer Engineering		Tues, 2 July 2019		
Page 1/11		Exam 1P		
C	May the Schwart	Z	Last Name	First No.

1	uge	1/	11	

be with you! gInstructions:

all electronics.

Go Gators!

Last Name, First Name

Enginêerinê

Dr. Eric. M. Schwartz

SubjuGator 8: Early CAD for 2019 RoboSub Competition



You must pledge and sign this page in order for a grade to be assigned. **CLEARLY** write your name at the top of <u>this</u> test page (and, if you remove the staple, all others). Be sure your exam consists of 11 distinct pages. Sign your name and add the date below. (If we struggle to read your name, you will lose points.)

Show all work on the front of the test papers. Box each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The

- For anything undefined, if necessary, state a reasonable assumption.
- Failure to follow the below rules will result in <u>NO</u> partial credit

This exam counts for <u>28</u>% of your total course grade.

Read each question carefully and follow the instructions.

The **base** (radix) of all number must be indicated with a **subscript** or **prefix**.

Turn off all <mark>cell phones</mark> and other **noise making devices** and put awav

You may not use any notes, HW, labs, other books, scratch paper, or calculators.

back of the page will **not** be graded without an indication on the front.

The point values for problems may be changed at prof's discretion.

- Truth tables, voltage tables, and timing simulations must be in **counting** order.
- Label the inputs and outputs of each circuit with activation-levels.
- For each mixed-logic circuit diagram, label inputs of **each** gate with the appropriate logic equations.
- For K-maps, label <u>each</u> grouping with the appropriate equation.
- Labels inside of parts must be provided whenever it can be confusing, e.g., they **MUST** be specified for MUXes and Decoders, but not for NANDs and ORs.
- For each circuit design, equations must <u>not</u> be used as replacements for circuit elements.
- Boolean expression answers must be in **lexical order**, (i.e., /A before A, A before B, & D₃ before D₂).

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME	DATE (2 July	2019)	_	
Regrade comments below: Give page # and problem # and reason	n for the petition.	Pages	Available	Points
		2-3	19	
		4	10	
		5	11	
		6	11	
		7	8	
		8-9	17	
		10	11	
		11	13	
		TOTAL	100	

EVERY
EVERY
<u>EVERY</u>
<u>EVERY</u>
per 347_{10} .
n.)
,

(3%)b) Determine the **<u>10-bit</u>** signed magnitude, 1's complement, and 2's complement representations of the decimal number -347₁₀. (I strongly recommend that you check your work before moving on 3 min to the next problem.)

Signed Mag:	

1's Comp:

2's Comp: _____

(3%) c) What is $-347_{10} + 384_{10}$ in <u>10-bit</u> 2's complement? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). Hint: $384=256+128 = 2^{8}+2^{7}$. You must show <u>all</u> work. 3 min

(-347₁₀ + 384₁₀)_{2 10-bit 2's comp:}

University of Florida
Department of Electrical & Computer Engineering

Page 3/11

Exam 1P

Last Name, First Name

(3%) 1. d) What is $-347_{10} - 128_{10}$ in <u>10-bit</u> 2's complement? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). Hint: $128 = 2^{7}$. You must show <u>all</u> work

(-34710 - 12810)2 10-bit 2's comp:

[6%] 2. Directly implement the below equation with a mixed-logic circuit diagram, i.e., do
 <u>6 min</u>
 2. Directly implement the below equation with a mixed-logic circuit diagram, i.e., do
 <u>NOT</u> simplify the equation. Use only gates of the type shown here (or its mixed-logic equivalent). Minimize the total number of gates. You are free to choose the activation levels that are not already specified and that will optimize your solution. Check twice that you correctly read the equation!

$$USA = \left[W * \left(\overline{S + \overline{O} + C}\right)\right] * \overline{\left[\left(\overline{\overline{C} + E}\right) * R\right]}$$

W(H)____

S(L)____

- O()____
- C()____

USA(L)

E(H)

R(L)____

Page 4/11

Exam 1P

Last Name, First Name

[4%] 3. Simplify the following logic equation using <u>only Boolean identities, laws or theorems</u>. (Note that this equation is <u>NOT</u> the same as in the previous problem. Show all steps. Give the solution in MSOP or MPOS form in <u>lexical</u> order. Check <u>twice</u> that you correctly read the equation!

$$USA = \left[W * \left(\overline{S + \overline{O} + C}\right)\right] * \left[\left(\overline{\overline{C} + E}\right) * R\right]$$

[6%] 4. Analyze the below circuits **carefully**. What are the equations for the outputs of the two similar circuits of parts a and b? Give the solution in MSOP or MPOS form in **lexical** order.



University of Florida
Department of Electrical & Computer Engineering

Page 5/11

Last Name, First Name

[11%] 5. Use the given multiplexers to design mixed-logic circuit diagrams that solve each of the below problems. Be careful to read the equation correctly. Choose activation levels for each signal (that has not already been assigned) to minimize the number of additional parts required. Use only SSI gates and add the minimum number necessary. Show all work. (The four below problems are independent of each other, but the equations are identical.)

$$(4\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(4\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(2\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(Note the NON tri-state enable.)$$

$$(2\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(Note the NON tri-state enable.)$$

$$(2\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(Note the NON tri-state enable.)$$

$$(2\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(Note the NON tri-state enable.)$$

$$(2\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(Note the NON tri-state enable.)$$

$$(2\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(Note the NON tri-state enable.)$$

$$(3\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(Note the NON tri-state enable.)$$

$$(3\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(Note the NON tri-state enable.)$$

$$(3\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(Note the NON tri-state enable.)$$

$$(3\%) = (\overline{U} + T) * B * (\overline{A * \overline{L}})$$

$$(Note the NON tri-state enable.)$$

A(H) L(H) U(H)

	Depa	artment of Electrical & Computer Engineering	Tues, 2 July 2019		
	Pag	ge 6/11	Exam 1P		
				Last Name,	First Name
[11%]	6.	Use the below equation for this problem.			
		$Y = \overline{A} * \overline{B} * C * D + A * \overline{B} * D + A * B * \overline{C}$	$\overline{A} + A * B * C * D + A$	$*\bar{C}*D+B*$	$C * \overline{D}$
(7%) 7 min		a) Simplify the above equation and put the	result in <mark>MSOP</mark> for	m and lexical o	order. Label <u>ALL</u> circles.
		AB			
		CD			

EEL 3701—Summer 2019

Dr. Eric. M. Schwartz

$Y_{MSOP} =$

University of Florida

(3%) b) If the terms ABCD=0110 and ABCD=1010, i.e., the textbook's d(6) and d(10), are DON'T CARES (X), determine the new MPOS equations, in lexical order. Label <u>ALL</u> circles.

AB CD

$Y_{MPOS} =$

(1%) c) Are the above equations (in parts a and b) equivalent? Why or why not?

1 min

Page 7/11

(3%)

3 min

Exam 1P

Last Name, First Name

- [8%] 7. In this problem, you will design a mixed-logic circuit diagram and some input and output circuits.
- (5%) a) Draw the mixed-logic circuit diagram to directly implement these two equations with the minimum number of <u>real</u> gates. (Real SSI gates were defined in class as all inputs having the same activation levels.) These should be circuit diagrams, not layout diagrams. The B input and X output must be active-high, and Y must be active-low, i.e., B(H), X(H), and Y(L). Choose the

 $\begin{aligned} X &= A + \overline{B} \\ Y &= \overline{\overline{A} * B} \end{aligned}$

active-high, and Y must be active-low, i.e., B(H), X(H), and Y(L). Choose the optimal (best) activation-level for A.

b) Draw the required switch circuits and LED circuits to complete the circuit design for this problem. (These should be circuit diagrams, not layout diagrams.) Draw the switches in their <u>true</u> positions. Both a switch and an LED circuit symbol are shown here. (The switch shown is in its open position.) Do not draw unnecessary components.



University of Florida	
Department of Electrical & Computer Engineering	

Page 8/11

Exam 1P



Page 9/11

Exam 1P

Last Name, First Name

(4%) 8. c) Find the required <u>simplified</u> (MSOP or MPOS) equations for this circuit.

5 min

(4%) 5 min	 d) Design the complete circuit, using the T-FF, D-FF(s), and JK-FF(s), as described previous inputs and outputs of the circuit should be clearly indicated <u>coming into or out of</u> the dashed box. Your design must include the circuitry necessary to asynchronously go to st when Restart (active-low) goes true. 	ly. All below tate " 0 "
<u>Inputs</u>		<u>Dutputs</u>
1		

Page 10/11

2 min

(1%)

2 min

Exam 1P

[11%] 9. Determine the appropriate equations in lexical order for each of the below circuits. Both of these circuits have MUXes with tri-state enables. All equations must be in lexical order.

(2%)	a) For Figure 1, if $S(L)$ is true , determine the equation for
3 min	$X = f_a(A,T,R)$, i.e., as a function of A, T, and R.



First Name

Last Name,

Fig 1: Circuit for parts a) – e).

(0.5%) b) For Figure 1, if S(L) is **true**, determine the equation for $G = f_b(X,O)$, if S(L) is **true**. I min

(0.5%) c) For Figure 1, if S(L) is **true**, determine the equation for $G = f_c(A,T,O,R)$.

(2%) d) For Figure 1, if S(L) is **false**, determine the equation for $X = f_d(A,T,R)$, i.e., as a function of A, T, and R.

(1%) e) For Figure 1, determine the equation for $G = f_e(A,T,O,R)$, i.e., as a function of A, T, O, and R, if S(L) is **false**.

(4%) f) Determine the equation for $X = f_f(\Theta, A, T, \Theta, R, B, E, S, \mp)$, for the circuit to the right. Hint: First find equations for the top and bottom X's.



g) Determine the equation for $G = f_g(X,O)$.

Fig 2: Circuit for parts f) – g).

Page 11/11

Exam 1P

Last Name, First Name

[7%] 10. Design a 4-input MUX with an active-low NON-tristate enable, E(L). Use the minimum number of 2-input MUXes and no other parts in your design. You may assume that the 2-input MUXes have one or more enables, of any activation-levels that you need. Label the MUX inputs as X_i(H) and the MUX select lines as S_i(H), and the output as Y(H).

[6%] 11. Design a 2-to-4 decoder with an active-low enable, E(L). Use the <u>minimum</u> number of 1-to-2 decoders and <u>no</u> other parts in your design. You may assume that the 1-to-2 decoders have one or more enables, of any activation- levels that you need. Label the decoder inputs as X_i(H) and the decoder outputs as Y_j(L).