EEL 3701-Fall 2010 Monday, 4 October 2010

Page 1/11

Exam 1

Last Name, First Name

Instructions:

- Turn off all cell phones, beepers and other noise making devices.
- Show all work on the front of the test papers. Box each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will not be graded without an indication on the front.
- You may not use any notes, HW, labs, books, or calculators. •
- This exam counts for 20% of your total grade.
- Read each question carefully and follow the instructions.
- You must pledge and sign this page in order for a grade to be assigned.
- The point values for problems may be changed at prof's discretion.
- Truth tables and voltage tables must be in **counting** order.
- Label the inputs and outputs of each circuit with activation-levels.
- For each mixed-logic circuit design, equations must <u>not</u> be used as replacements for circuit elements. Label inputs of each gate with the appropriate logic equations.
- Boolean expression answers must be in *lexical order*, (i.e., /A before A, A before B, & D_3 before D_2).
- *For K-maps, label each grouping with the appropriate equation.*
- Put your name at the top of this test page (and, if you remove the staple, all others). Be sure your exam consists of <u>11</u> distinct pages. Sign your name and add the date below.

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME

Regrade comments below.	Give page # and problem # and reason for the petition.

Good Evening! Welcome!

Good luck & Go Gators!!!

DATE (4 October 2010)

Page 2/11

EEL 3701—Fall 2010 Monday, 4 October 2010

Exam 1

Last Name, First Name

[10%] 1. Do the following arithmetic problems. **Remember to show <u>ALL</u> work here and in** <u>EVERY problem on this exam.</u>

(4%) a) Determine the unsigned hexadecimal, octal, binary, and BCD representations of the number 111_{10} .

Binary: _____

Octal:

Hex:

(3%) b) Determine the **8-bit** signed magnitude, 1's complement, and 2's complement representations of the decimal number -111_{10} .

Signed Mag:

1's Comp:	
-----------	--

2's Comp: _____

(3%) c) What is $74_{10} - 111_{10}$ in 8-bit 2's complement? You must use binary numbers to derive the solution (not decimal). Remember that you must **show** <u>all</u> work.

 $(74_{10} - 111_{10})_{2 \text{ 8-bit } 2' \text{ s comp}}$:

EEL 3701—Fall 2010 Monday, 4 October 2010

Exam 1

Last Name, First Name

1. d) What is $74_{10} + 111_{10}$ in 8-bit 2's complement? You must use binary numbers to derive (3%) and determine the solution (not decimal). Remember that you must show all work.

 $(74_{10} + 111_{10})_{2 \text{ 8-bit } 2'\text{s comp}}$:

2. Divide the following **unsigned binary** numbers. Only three digits to the right of the binary [2%] point are required. The answer should be of the same type (i.e., unsigned binary). 4 min

 $1000 \ 1001 \ \div \ 1101$

[3%] 3. Add the following 8-bit 2's complement numbers. (Show all carries and work below.) What is the result in 8-bit 2's complement and in hexadecimal? What is the result in 2 min decimal?

3 min


Page 3/11


Page 4/11

Exam 1


Last Name, First Name


[8%] 4. Determine the SOP or POS equations for the output Y in each of the below circuits. Please look carefully at each of the circuits.






















Page 5/11

Exam 1

- [18%] 5. Design a 1-to-2 decoder with an active-low (<u>non</u>-tristate) enable. <u>All</u> other signals should be **active-high**.
- (%) a) Draw a functional block diagram (showing all inputs and outputs) of the required decoder. I suggest you use subscripted variables where appropriate.

Last]	Name,	First Name
1-to-2 decode	er Func	tional Block Diagram

(%) 2 min b) Draw the truth table for this decoder.

c) Determine the MSOP <u>or</u> MPOS equation(s) of this decoder.

(%)

2 min

(%) 2 min

d) Draw the mixed-logic circuit diagram to implement this circuit.

- (%) 4 min
- e) Draw a functional block diagram of a 2to-4 decoder <u>WITHOUT</u> enable. Then design this decoder using <u>ONLY</u> 1-to-2 decoders (with active-low enables), if possible. If not possible, use a minimum of <u>SSI</u> gates in addition to 1-2 decoders.

Page 6/11

Exam 1

Last Name, First Name

(%) 5 4 min

5. f) Draw a functional block diagram of a 2-to-4 decoder <u>WITH</u> active-low enable. Then design this decoder using 1-to-2 decoders (with activelow enables) and a <u>minimum</u> number of SSI gates. (Assume that each SSI gate costs 5ϕ and each 1-to-2 decoder cost $10\phi \frac{20\phi}{20\phi}$.).

- (%) 4 min
- g) Design a 3-to-8 decoder <u>WITH</u> active-low enable, using only 2-to-4 decoders <u>with</u> <u>enables</u> and a minimum number of SSI gates. (Assume that each SSI gate costs 5ϕ and each 2-to-4 decoder cost $20\phi \frac{50\phi}{50\phi}$.)

EEL 3701—Fall 2010 Monday, 4 October 2010

Page 7/11

4 min

6 min

Exam 1

Last Name, First Name

[4%] 6. Find the MSOP <u>or</u> MPOS equivalent of the below Boolean expression. Show <u>ALL</u> work.

$$Y = \overline{A + B \times \overline{C}} \times \overline{(\overline{C} + D)} \times \overline{E + F + \overline{G}} \times \overline{F}$$
$$Y = /\{ / [/(A + /(B^{*}/C)) * /(/C + D)] * / [E + /(F + /G)] * /F \}$$
$$Y =$$

[9%] 7. Determine the MSOP and MPOS equivalent of the below Boolean expression.

 $W = (/A + B + /D)^{*}(A + /B + /C + D)^{*}(A + B + /C)^{*}(A + B + C + /D)^{*}(A + /C + /D)$

 $W_{MSOP} =$

W_{MPOS} = _____

Page 8/11

EEL 3701—Fall 2010 Monday, 4 October 2010

Exam 1

Last Name, First Name

[15%] 8. Use the given multiplexers to design mixed-logic circuit diagrams that solve each of the below problems. Be careful to read the equation correctly. Choose activation levels for each signal (that has not already been assigned) to minimize the number of additional parts required. Use the minimum number of additional SSI gates. Show all work. (The four below problems are independent.)

$$\begin{pmatrix} 95\\ 3 \text{ min} \\ 3 \text{ min} \\ \end{pmatrix} \mathbf{Y}_{0} = /\mathbf{A}^{*}\mathbf{B}^{*}/\mathbf{C} + /\mathbf{A} \mathbf{B} \mathbf{C} /\mathbf{D} \\ \begin{pmatrix} 4 \text{ input MUX} \\ \mathbf{X}_{0} \\ \mathbf{X}_{3} \\ \mathbf{X}_{3} \\ \mathbf{Y}_{0} \\ \mathbf{X}_{3} \\ \mathbf{Y}_{1} \\ \mathbf{Y}_{0} \\ \mathbf{Y}_{1} \\ \mathbf{Y}_{1$$

EEL 3701—Fall 2010 Monday, 4 October 2010

Page 9/11

Exam 1

Last Name, First Name

[8%] 5 min 9. Directly implement the below equation with a mixed-logic circuit diagram. (Do <u>NOT</u> simply the equation!) Use only one type gate, i.e., use as many of the <u>SAME</u> chips as needed (but with a minimum number of gates). Use the appropriate mixed-logic symbols. Pick whatever activation levels you want for the inputs and output, except I must be **active-high** and O must be **active-low**.

$$Go = \left[\overline{(I * \overline{E}) + E} + (E * \overline{B}) \right]_{\text{Go} = \{ / [(I^*/E) + E] + E^*/B \}^* / (O + /T) } \overline{(O + \overline{T})}$$

E()____

Go()

- B()____
- O(L)____
- T()____

[3%] 10. Create next-state truth tables for the D-, T- and J-K Flip-Flops. These will help you in the next problem.

Dr. Eric. M. Schwartz


University of Florida Department of Electrical & Computer Engineering


Page 10/11

EEL 3701—Fall 2010 Monday, 4 October 2010 Exam 1

Last Name, First Name

Complete the timing diagram for the given circuit, [8%] 11. i.e., fill in the values of Q1, Q0, and Y. Note that 9 min the T-FF and D-FF both have bubbles at the CLK input. Assume all propagation delays are 10ns (one grid). All SET and CLR inputs are asynchronous.






Page 11/11


Exam 1

Last Name, First Name

[10%] 12. Use the given drawing of the **<u>8-pin</u> 74'Gator** chip to solve the below problems.

a) Draw the mixed-logic circuit diagram to implement the below two equations using parts from the 74'Gator chip shown. Also draw the required switch circuits and LED circuits. (These should be circuit diagrams, not layout diagrams.) Draw the switches in their <u>true</u> positions. A must be active-high, i.e., A(H).







b) Now draw a layout of the entire above circuit including each of the switch and LED circuits. A layout shows each of the parts as they appear on the breadboard. Include the needed switches, resistors (SIP and/or DIP), and LEDs. Label the wires for each of the inputs and outputs (A, B, X and Y) with their activation levels. I suggest that you <u>use labels</u> to replace long wires. The dark part of the switches in the figure are the parts that you move to change the switch's closure state. Draw the switches in their <u>true</u> positions.

