

# Exam 1

\_\_\_\_\_  
 Last Name, First Name

**Instructions:**

- Turn off all **cell phones, beepers** and other noise making devices.
- Show **all** work on the **front** of the test papers. **Box** each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will **not** be graded without an indication on the front.
- This exam counts for 20% of your total grade.
- Read each question **carefully** and **follow the instructions**.
- You may **not** use any notes, HW, labs, other books, or calculators.
- The point values for problems may be changed at prof's discretion.
- You must pledge and sign this page in order for a grade to be assigned.
- Put your name at the top of **this** test page (and, if you remove the staple, all others). Be sure your exam consists of **12** distinct pages. Sign your name and add the date below.
- For each circuit design, equations must **not** be used as replacements for circuit elements.
- For each mixed-logic circuit diagram, **label inputs of each gate** with the **appropriate logic equations** or **NO** partial credit.
- Truth tables and voltage tables must be in **counting** order.
- Label the inputs and outputs of each circuit with activation-levels.
- Boolean expression answers must be in **lexical order**, (i.e., /A before A, A before B, & D<sub>3</sub> before D<sub>2</sub>).
- For K-maps, label **each** grouping with the appropriate equation.

*Good afternoon! Welcome!*

*Please read carefully.*

*Good luck & Go Gators!!!*

**PLEDGE:** On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

\_\_\_\_\_  
 SIGN YOUR NAME

\_\_\_\_\_  
 DATE (4 October 2012)

Regrade comments below: Give page # and problem # and reason for the petition.

Page	Available	Points
2-3	18	
4	13	
5	10	
6	8	
7	10	
8	12	
9	6	
10	9	
11	9	
12	5	
TOTAL	100	

# Exam 1

\_\_\_\_\_

Last Name, First Name

[15%] 1. Solve the following arithmetic problems. **Remember to show ALL work here and in EVERY problem on this exam.**

(4%) a) Determine the unsigned hexadecimal, octal, binary, and BCD representations of the number  $79_{10}$ .

3 min

Binary: \_\_\_\_\_

Octal: \_\_\_\_\_

Hex: \_\_\_\_\_

BCD: \_\_\_\_\_

(3%) b) Determine the **8-bit** signed magnitude, 1's complement, and 2's complement representations of the decimal number  $-79_{10}$ .

2 min

Signed Mag: \_\_\_\_\_

1's Comp: \_\_\_\_\_

2's Comp: \_\_\_\_\_

(3%) 1. c) What is  $42_{10} - 79_{10}$  in **8-bit** 2's complement? You must use binary numbers to **derive** and determine the solution (not decimal). Remember that you must **show all work.**

3 min

$(42_{10} - 79_{10})_{2 \text{ 8-bit } 2's \text{ comp}}$ : \_\_\_\_\_

# Exam 1

\_\_\_\_\_

Last Name, First Name

- (2%) e) What is  $42_{10} + 79_{10}$  in **8-bit** 2's complement? You must use binary numbers to **derive** and determine the solution (not decimal). Remember that you must **show all work**.

2 min

$(42_{10} + 79_{10})_{2 \text{ 8-bit 2's comp}}$ : \_\_\_\_\_

- (2%) f) What is  $-79_{10}$  in **10-bit** 2's complement? You must use binary numbers to **derive** and determine the solution (not decimal). Remember that you must **show all work**.

2 min


$(-79_{10})_{2 \text{ 10-bit 2's comp}}$ : \_\_\_\_\_

- [4%] 2. Find the MSOP **or** MPOS equivalent of the below Boolean expression. Show **ALL** work.

5 min

$$Robo = (B \bar{O} + \bar{A} T) \overline{\overline{(O + \bar{A}) (\bar{B} + T)}}$$

Robo = \_\_\_\_\_



# Exam 1

\_\_\_\_\_  
 Last Name, First Name

[13%] 3. Answer the following questions.

(3%)


2 min

- a) Sketch the bdf file so that it looks like what you would create in Quartus for the equation  $Y = \neg(\neg A * B)$  with A(H), B(L), Y(H) using the **minimum number** of gates.

(3%)

3 min

- b) Draw a **complete** timing diagram, exactly as Quartus would; include 10ns propagation delays, as Quartus would. Label the inputs and output and the time axis.



(4%)


2 min

- c) Draw the required switch circuits and LED circuit to complete the circuit design for this problem. (These should be **circuit diagrams**, not layout diagrams.) Draw the switches in their **true** positions.

(3%)

5 min


- d) Draw a **layout** of the entire above circuit **including** each of the **switch and LED circuits** for **part c** and the logic from **part a**. A layout shows each of the parts as they appear on the breadboard. Include the needed switches, resistors (SIP and/or DIP), and LEDs. I don't know what chip you used, so assume whatever pin numbers you want, along with the **normal** power and ground pins. Label the pin numbers **in part a**. Label the wires for each of the inputs and outputs (A, B, and Y) with their activation levels. I suggest that you **use labels** to replace long wires. The dark part of the switches in the figure are the parts that you move to change the switch's closure state. Draw the switches in their **true** positions.




14-pin Chip



Switches



LEDs



# Exam 1

\_\_\_\_\_  
Last Name, First Name

[10%] 4. Shown is a GAT-OR gate. Note the bubble at one input and the output.



( %) a) Design a level-shifter using the GAT-OR gate for an active-low input X(L), with output X(H).

2 min

( %) b) Design another level-shifter using the GAT-OR gate for an active-high input Y(H), with output Y(L).

2 min

c) Directly implement (i.e., design a circuit to realize) the below equation with a mixed-logic circuit diagram. (Do **NOT** simplify the equation.) Use only GAT-OR gates (or their mixed-logic equivalents). Use the **minimum number of gates** required. Use the appropriate mixed-logic symbols. You are free to choose the activation levels for signals that are not already specified.

6 min

$$B = \left[ \left( \overline{\overline{E}A + \overline{T}} \right) + L \right] * \left( \overline{S * \overline{U}} \right)$$

E(H)\_\_\_

A( )\_\_\_

T( )\_\_\_

L(H)\_\_\_

\_\_\_\_\_B(H)

S( )\_\_\_

U(L)\_\_\_

# Exam 1

\_\_\_\_\_  
Last Name, First Name

8 min

[8%] 5. Answer the following questions about the below circuit. Give MSOP or MPOS equations.

(1%) a) What is the logic equation of E(L) in terms of A and B?  $E =$  \_\_\_\_\_


(1%) b) What is the logic equation of F(H) in terms of A and B?  $F =$  \_\_\_\_\_

(3%) c) What is the logic equation of Y(H) in terms of F, C and D?

Ans:  $Y =$  \_\_\_\_\_

(3%) e) What is the logic equation of Z(H) in terms of E and Y?

Ans:  $Z =$  \_\_\_\_\_



# Exam 1

Last Name, First Name

2 min

[10%] 6. In this problem you will design a 3-to-8 decoder with a single active-low enable. Two 2-to-4 and two 1-2 decoders, all with two enables, one active-high and one active-low, are shown below.

( %)


a) Draw a functional block diagram of a **3-to-8 decoder with a single active-low enable**

2 min

( %)

b) Design the **3-to-8 decoder with a single active-low enable** below, using the below parts. (If you can **not** solve it this way, add additional necessary parts.)

8 min



# Exam 1

\_\_\_\_\_  
 Last Name, First Name

3 min

[12%] 7. In this problem you will design an 8-input multiplexer with a single active-low tri-state enable. Two 4-input multiplexers, each with 2 **non tri-state** enables (one active-high and one active-low), are shown below. Two 2-input multiplexers, each with 2 tri-state enables (one active-high and one active-low), are shown.

( %)


a) Draw a functional block diagram of an **8-input multiplexer with a single active-low tri-state enable**. All other inputs and outputs are active-high. The inputs are X and S (with subscripts), the output is Y.

2 min

( %)

b) Design the **8-input multiplexer with a single active-low tri-state enable** below, using the below parts. (If you can **not** solve it this way, add additional necessary parts.)

9 min






# Exam 1

\_\_\_\_\_  
Last Name, First Name

[6%] 8. Analyze this open-collector circuit (drawn twice for your convenience).

(3%) a) Determine the equation if Z is **active-low**. Give the MSOP or MPOS solution (not both).


3 min



When Z(L), Z = \_\_\_\_\_

(3%) b) Determine the equation if Z is **active-high**. Give the MSOP or MPOS solution (not both).

3 min



When Z(H), Z = \_\_\_\_\_

# Exam 1

\_\_\_\_\_  
Last Name, First Name

[9%] 9. Use the K-maps below, find the minimum sum of products (**MSOP**) and minimum product of sum (**MPOS**) solutions. (Use proper lexical ordering.). Label each grouping with the appropriate SOP or POS equation.

(4%) a) Use these K-maps to find the MSOP (left) and MPOS (right) solution? Label each grouping.  
4 min

		C	
		0	1
AB			
00		1	0
01		1	X
11		1	0
10		X	1

		C	
		0	1
AB			
00		1	0
01		1	X
11		1	0
10		X	1

$Y_{MSOP} =$  \_\_\_\_\_

$Y_{MPOS} =$  \_\_\_\_\_

(0.5%) b) Are these solutions equivalent? Circle one: YES NO **Why or why not?**

1 min

(4%) c) Use these K-maps to find the MSOP (left) and MPOS (right) solution? Label each grouping.  
4 min

		C	
		0	1
AB			
00		1	1
01		0	1
11		1	0
10		1	X

		C	
		0	1
AB			
00		1	1
01		0	1
11		1	0
10		1	X

$Y_{MSOP} =$  \_\_\_\_\_

$Y_{MPOS} =$  \_\_\_\_\_

(0.5%) d) Are these solutions equivalent? Circle one: YES NO **Why or why not?**

1 min


# Exam 1

\_\_\_\_\_  
 Last Name, First Name

[9%] 10. Use the given 4-input multiplexers to solve each of the below problems. Choose a **single** activation level for each of the inputs and outputs for each problem. Use the **minimum** number of additional components. Show all work.


(3%) a)  $Z_0 = A*B + A*C*/D$

3 min




(3%) b)  $Z_1 = A*B + A*C*/D$  (Notice the **NON** tri-state enable available on this MUX.)

3 min



(3%) c)  $Z_2 = A*B + A*C*/D$  (Notice the **NON** tri-state enable available on this MUX.)

3 min




# Exam 1

\_\_\_\_\_  
 Last Name, First Name

- [5%] 11. Use the below circuit to answer the following questions. PR stands for PreSet (i.e., set). The preset is asynchronous.

8 min



Complete the voltage table (using **H** and **L** only) for the following circuit. For both flip-flops, the Preset input has priority over all other inputs and is asynchronous. The symbol  $\uparrow$  means rising edge of the clock signal. (Note: Do **not** use 0 and 1 in the table. Use **H** and **L**!)

CLK	P(L)	Q <sub>1</sub> (H)	Q <sub>0</sub> (H)	X	Y	Q <sub>1</sub> <sup>+</sup>	Q <sub>0</sub> <sup>+</sup>
$\uparrow$	L	L	L				
$\uparrow$	L	L	H				
$\uparrow$	L	H	L				
$\uparrow$	L	H	H				
$\uparrow$	H	L	L				
$\uparrow$	H	L	H				
$\uparrow$	H	H	L				
$\uparrow$	H	H	H				