EEL 3701—Fall 2012 Thursday, 4 October 2012

Page 1/12

# Exam 1

Last Name, First Name

#### Instructions:

- Turn off all <u>cell phones</u>, <u>beepers</u> and other noise making devices.
- <u>Show all work</u> on the <u>front</u> of the test papers. <u>Box</u> each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will <u>not</u> be graded without an indication on the front.
- This exam counts for 20% of your total grade.
- Read each question *carefully* and *follow the instructions*.
- You may <u>not</u> use any notes, HW, labs, other books, or calculators.
- The point values for problems may be changed at prof's discretion.
- You must pledge and sign this page in order for a grade to be assigned.
- Put your name at the top of <u>this</u> test page (and, if you remove the staple, all others). Be sure your exam consists of <u>12</u> distinct pages. Sign your name and add the date below.
- For each circuit design, equations must <u>not</u> be used as replacements for circuit elements.
- For each mixed-logic circuit diagram, **label inputs of each gate** with the **appropriate logic equations** or <u>NO</u> partial credit.
- Truth tables and voltage tables must be in counting order.
- Label the inputs and outputs of each circuit with activation-levels.
- Boolean expression answers must be in *lexical order*, (i.e., /A before A, A before B, &  $D_3$  before  $D_2$ ).
- For K-maps, label <u>each</u> grouping with the appropriate equation.

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME

Regrade comments below:	Give page # and problem # and reason for the petition.

Page	Available	Points
2-3	18	
4	13	
5	10	
6	8	
7	10	
8	12	
9	6	
10	9	
11	9	
12	5	
TOTAL	100	

Good afternoon! Welcome!

Good luck & Go Gators!!!

DATE (4 October 2012)

Page 2/12 Exam 1		Uni Depa	iversi artmer	ty of Florida nt of Electrical & Computer Engineering	EEL Thursd	3701—Fall 2012 ay, 4 October 2012		Dr. Eric. M. Sch
Last Name, First Name [15%] 1. Solve the following arithmetic problems. Remember to show <u>ALL</u> work here and in <u>EVERY problem on this exam.</u> (4%) a) Determine the unsigned hexadecimal, octal, binary, and BCD representations of the number 79 <sub>10</sub> . Binary: Cottal: Hex: BCD:		Pag	Page 2/12		I	Exam 1		
<ul> <li>[15%] 1. Solve the following arithmetic problems. Remember to show <u>ALL</u> work here and in <u>EVERY</u> problem on this exam.</li> <li>(4%) <ul> <li>a) Determine the unsigned hexadecimal, octal, binary, and BCD representations of the number 79<sub>10</sub>.</li> </ul> </li> <li>Binary:</li></ul>							Last Name,	First Name
Binary: Octal: Hex: BCD:	[15%] (4%) 3 min	1.	Sol <u>EV</u> a)	ve the following arithmetic <b><u>ERY</u> problem on this exam</b> . Determine the unsigned he number $79_{10}$ .	problems. • xadecimal,	Remember to show octal, binary, and E	w <u>ALL</u> work	<b>here and in</b> tations of the
Octal: Hex: BCD:						Binary	/:	
Hex: BCD:						Octal:		
BCD:						Hex:		
						BCD:		

(3%)	b)	Determine	the	<u>8-bit</u>	signed	magnitude,	1's	complement,	and	2's	complement
2 min		representati	ons c	of the d	ecimal n	umber $-79_{10}$ .					

Signed Mag:

Dr. Eric. M. Schwartz

1's Comp: \_\_\_\_\_

2's Comp:

1. c) What is  $42_{10}$  -  $79_{10}$  in <u>8-bit</u> 2's complement? You must use binary numbers to <u>derive</u> (3%) and determine the solution (not decimal). Remember that you must show all work. 3 min

(42<sub>10</sub>-79<sub>10</sub>)<sub>2 8-bit 2's comp:</sub>

EEL 3701—Fall 2012 Thursday, 4 October 2012 Dr. Eric. M. Schwartz

### Exam 1

Last Name, First Name

(2%)

Page 3/12

e) What is  $42_{10} + 79_{10}$  in <u>8-bit</u> 2's complement? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). Remember that you must **show <u>all</u> work.** 

 $(42_{10}+79_{10})_{2 \text{ 8-bit } 2's \text{ comp}}$ :

(2%)

f) What is  $-79_{10}$  in <u>10-bit</u> 2's complement? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). Remember that you must **show all work.** 

(-79<sub>10</sub>)<sub>2 10-bit 2's comp</sub>:

[4%] 2. Find the MSOP or MPOS equivalent of the below Boolean expression. Show <u>ALL</u> work.

 $Robo = \left(B\ \overline{O} + \overline{\overline{A}}\ T\right)\overline{\left[(O + \overline{A})\ \overline{(\overline{B} + T)}\right]}$ 

Robo =



EEL 3701—Fall 2012 Thursday, 4 October 2012

Page 4/12

#### Exam 1

Last Name, First Name

- [13%] 3. Answer the following questions.
- (3%) a) Sketch the bdf file so that it looks like what you would create in Quartus for the equation Y = /(/A \* B) with A(H), B(L), Y(H) using the **minimum number** of gates.

- (3%) 3 min
- b) Draw a <u>complete</u> timing diagram, exactly as Quartus would; include 10ns propagation delays, as Quartus would. Label the inputs and output and the time axis.

	 	 	 	 	 	 1

- (4%)
   c) Draw the required switch circuits and LED circuit to complete the circuit design for this problem. (These should be circuit diagrams, not layout diagrams.) Draw the switches in their true positions.
- (3%)
   d) Draw a layout of the entire above circuit including each of the switch and LED circuits for part c and the logic from part a. A layout shows each of the parts as





logic from **part a**. A layout shows each of the parts as **14-pin Chip** they appear on the breadboard. Include the needed switches, resistors (SIP and/or DIP), and LEDs. I don't know what chip you used, so assume whatever pin numbers you want, along with the **normal** power and ground pins. Label the pin numbers **in part a**. Label the wires for each of the inputs and outputs (A, B, and Y) with their activation levels. I suggest that you **use labels** to replace long wires. The dark part of the switches in the figure are the parts that you move to change the switch's closure state. Draw the switches in their **true** positions.



Exam 1

Page 5/12

# Last Name,

First Name

- [10%] 4. Shown is a GAT-OR gate. Note the bubble at one input and the output.
- (%) a) Design a level-shifter using the GAT-OR gate for an active-low input X(L), with output X(H).
- 2 min

(%)

2 min

6 min

- b) Design another level-shifter using the GAT-OR gate for an active-high input Y(H), with output Y(L).
  - c) Directly implement (i.e., design a circuit to realize) the below equation with a mixed-logic circuit diagram. (Do <u>NOT</u> simplify the equation.) Use only GAT-OR gates (or their mixed-logic equivalents). Use the **minimum number of gates** required. Use the appropriate mixed-logic symbols. You are free to choose the activation levels for signals that are not already specified.

$$B = \left[ \left( \overline{\overline{E}A} + \overline{T} \right) + L \right] * \left( \overline{S * \overline{U}} \right)$$

E(H)\_\_\_\_

A( )\_\_\_\_

- T( )\_\_\_\_
- L(H)\_\_\_\_

\_\_\_\_\_B(H)

S( )\_\_\_\_

U(L)\_\_\_\_

	Unive Depart	ersi tmer	ty of Florida tt of Electrical & Computer Engineering	EEL 3701—Fall 2012 Thursday, 4 October 2012	Dr. Eric. M. Schwartz		
	Page	e 6/	/12	Exam 1			
8 min	]				Last Name,	First Name	
[8%]	5. <i>I</i>	An	swer the following questions a	bout the below circuit. Give M	ISOP or MPOS	equations.	
(1%)	8	a)	What is the logic equation of I	E(L) in terms of A and B? <u>E =</u>			
(1%)	ł	b)	What is the logic equation of I	F(H) in terms of A and B? $\underline{F=}$			
(3%)	C	c)	What is the logic equation of	Y(H) in terms of F, C and D?			
			Ans: <u>Y</u> =				

- (3%) e) What is the logic equation of Z(H) in terms of E and Y?
  - Ans: <u>Z</u>=



EEL 3701—Fall 2012 Thursday, 4 October 2012

Page 7/12

# Exam 1

Last Name, First Name

#### 2 min

- [10%] 6. In this problem you will design a 3-to-8 decoder with a single active-low enable. Two 2-to-4 and two 1-2 decoders, all with two enables, one active-high and one active-low, are shown below.
- (%) a) Draw a functional block diagram of a 3-to-8 decoder with a single active-low enable
- 2 min
- (%) 8 min

b) Design the **3-to-8 decoder with a single active-low** enable below, using the below parts. (If you can <u>not</u> solve it this way, add additional necessary parts.)



EEL 3701—Fall 2012 Thursday, 4 October 2012

Dr. Eric. M. Schwartz

Page 8/12

3 min

(%)

9 min

#### Exam 1

Last Name, First Name

- [12%] 7. In this problem you will design an 8-input multiplexer with a single active-low tri-state enable. Two 4-input multiplexers, each with 2 non tri-state enables (one active-high and one active-low), are shown below. Two 2-input multiplexers, each with 2 tri-state enables (one active-high and one active-low), are shown.
- (%) a) Draw a functional block diagram of an 8-input multiplexer with a single active-low tri-state enable. All other inputs and outputs are active-high. The inputs are X and S (with subscripts), the output is Y.
  - b) Design the **8-input multiplexer with a single active-low** <u>tri-state</u> enable below, using the below parts. (If you can <u>not</u> solve it this way, add additional necessary parts.)



EEL 3701—Fall 2012 Thursday, 4 October 2012

Dr. Eric. M. Schwartz

Page 9/12

### Exam 1

Last Name, First Name

[6%] 8. Analyze this open-collector circuit (drawn twice for your convenience).

(3%)a) Determine the equation if Z is <u>active-low</u>. Give the3 minMSOP <u>or</u> MPOS solution (not both).



### When Z(L), Z =

(3%) b) Determine the equation if Z is <u>active-high</u>. Give the MSOP <u>or MPOS</u> solution (not both).



When Z(H), Z =

Page 10/12

# Exam 1

Last Name, First Name

 $\sim$ 

- [9%] 9. Use the K-maps below, find the minimum sum of products (**MSOP**) and minimum product of sum (**MPOS**) solutions. (Use proper lexical ordering.). Label each grouping with the appropriate SOP or POS equation.
- (4%) a) Use these K-maps to find the MSOP (left) and MPOS (right) solution? Label each grouping.



$\mathbf{C}$		
AB	0	1
00	1	0
01	1	Χ
11	1	0
10	Χ	1

	Y <sub>MSOP</sub> =	$Y_{MPOS} = $
--	---------------------	---------------

(0.5%) b) Are these solutions equivalent? Circle one: YES NO Why or why not?

(4%) c) Use these K-maps to find the MSOP (left) and MPOS (right) solution? Label each grouping.

$\backslash C$		
AB	0	1
00	1	1
01	0	1
11	1	0
10	1	Х

$\backslash C$		
AB	0	1
00	1	1
01	0	1
11	1	0
10	1	Χ

$Y_{\text{MSOP}} = \underline{\qquad} \qquad Y_{\text{MPOS}} = \underline{\qquad}$
--

(0.5%) d) Are these solutions equivalent? Circle one: YES NO Why or why not?

EEL 3701—Fall 2012 Thursday, 4 October 2012

Page 11/12

# Exam 1

Last Name, First Name

[9%] 10. Use the given 4-input multiplexers to solve each of the below problems. Choose a **single** activation level for each of the inputs and outputs for each problem. Use the **minimum** number of additional components. Show all work.

(3%) a) 
$$Z_0 = A^*B + A^*C^*/D$$



(3%) 3 min



b)  $Z_1 = A^*B + A^*C^*/D$  (Notice the <u>NON</u> tri-state enable available on this MUX.)



(3%) c)  $Z_2 = A^*B + A^*C^*/D$  (Notice the <u>NON</u> tri-state enable available on this MUX.)

3 min



EEL 3701—Fall 2012 Thursday, 4 October 2012

Page 12/12

#### Exam 1

Last Name, First Name

[5%] 11. Use the below circuit to answer the following questions. PR stands for PreSet (i.e., set). The preset is asynchronous.



Complete the voltage table (using **H** and **L** only) for the following circuit. For both flipflops, the Preset input has priority over all other inputs and is asynchronous. The symbol  $\uparrow$  means rising edge of the clock signal. (Note: Do **not** use 0 and 1 in the table. Use **H** and **L**!)

CLK	P(L)	Q <sub>1</sub> (H)	Q <sub>0</sub> (H)	Х	Y	$Q_1^+$	$Q_0^+$
$\uparrow$	L	L	L				
$\uparrow$	L	L	Н				
$\uparrow$	L	Н	L				
$\uparrow$	L	Н	Н				
$\uparrow$	Н	L	L				
$\uparrow$	Н	L	Н				
$\uparrow$	Η	Н	L				
$\uparrow$	H	Н	Н				