Page 1/11

#### Instructions:

- Turn off all <u>cell phones</u> and other noise making devices and put away <u>all electronics</u>.
- <u>Show all work</u> on the <u>front</u> of the test papers. <u>Box</u> each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will <u>not</u> be graded without an indication on the front.
- This exam counts for 20% of your total grade.
- Read each question *carefully* and *follow the instructions*.
- You may <u>not</u> use any notes, HW, labs, other books, or calculators.
- The point values for problems may be changed at prof's discretion.
- You must pledge and sign this page in order for a grade to be assigned.
- *Put your name at the top of <u>this</u> test page (and, if you remove the staple, all others). Be sure your exam consists of <u>11</u> distinct pages. Sign your name and add the date below.*
- For each circuit design, equations must <u>not</u> be used as replacements for circuit elements.
- For each mixed-logic circuit diagram, label inputs of each gate with the appropriate logic equations
- Truth tables and voltage tables must be in **counting** order.
- Label the inputs and outputs of each circuit with activation-levels.
- Boolean expression answers must be in lexical order, (i.e., /A before A, A before B, & D<sub>3</sub> before D<sub>2</sub>).
- For K-maps, label <u>each</u> grouping with the appropriate equation.

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME	Oct 2013)			
Regrade comments below: Give page # and problem # and reason for the	petition.	Pages	Available	Points
		2-3	19	
		4	13	
		5	7	
		6	11	
		7	10	
		8	11	
		9	11	
		10	12	
		11	6	
		TOTAL	100	

Last Name, First Name

CongreGators: UF MIL's Swarm Robots.



carefully.

Please read

Uni Dep	iversi artmei	ty of Florida at of Electrical & Computer Engineering	EEL Tuesda	3701—Fall 2013 ay, 8 October 2013		Dr. Eric. M. Schwar					
Pag	ge 2,	/11	]	Exam 1							
					Last Name,	First Name					
1.	Sol <u>EV</u> a)	ve the following arithmetic pr <b><u>ERY</u> problem on this exam.</b> Determine the unsigned hexa number $287_{10}$ .	roblems. ndecimal,	Remember to octal, binary, a	show <u>ALL</u> and BCD rep	work here and in resentations of the					
				E	Binary:						
				C	Octal:						
				H	Iex:						
				E	BCD:						
	Uni Dep Pa;	Universi Departmer Page 2/ 1. Sol <u>EV</u> a)	<ul> <li>University of Florida Department of Electrical &amp; Computer Engineering</li> <li>Page 2/11</li> <li>1. Solve the following arithmetic prevent of the second second</li></ul>	University of Florida EEL Department of Electrical & Computer Engineering Tuesda Page 2/11 I 1. Solve the following arithmetic problems. <u>EVERY</u> problem on this exam. a) Determine the unsigned hexadecimal, number 287 <sub>10</sub> .	University of Florida Department of Electrical & Computer Engineering Page 2/11 1. Solve the following arithmetic problems. <b>Remember to</b> <u>EVERY problem on this exam.</u> a) Determine the unsigned hexadecimal, octal, binary, a number 287 <sub>10</sub> . E E E E E E E E E E E E E	University of Florida EEL 3701—Fall 2013 Department of Electrical & Computer Engineering Tuesday, 8 October 2013 Page 2/11 Exam 1 Last Name, 1. Solve the following arithmetic problems. Remember to show <u>ALL</u> <u>EVERY</u> problem on this exam. a) Determine the unsigned hexadecimal, octal, binary, and BCD rep number 287 <sub>10</sub> . Binary: Octal: Hex: BCD:					

(3%) b) Determine the <u>10-bit</u> signed magnitude, 1's complement, and 2's complement representations of the decimal number  $-287_{10}$ .

1's Comp:

2's Comp: \_\_\_\_\_

(2%) c) What is  $-256_{10} - 287_{10}$  in <u>10-bit</u> 2's complement? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). You must **show** <u>all</u> work.

(-256<sub>10</sub> - 283<sub>10</sub>)<sub>2 10-bit 2's comp:</sub>

### Exam 1

Last Name, First Name

(2%) 1. d) What is  $384_{10} - 287_{10}$  in <u>10-bit</u> 2's complement? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). Remember that you must **show** <u>all</u> work.

(384<sub>10</sub> - 283<sub>10</sub>)<sub>2 10-bit 2's comp:</sub>

(4%) 1. e) Perform the requested operations in binary. If necessary,

10	0101	$10 \ 0101 \div 101$ (Show 3 digits after the binary point)
×	101	

[4%] 2. Find the MSOP or MPOS equivalent of the below Boolean expression. Show <u>ALL</u> work.

$$Beat = \left[\overline{L * \overline{S}} * U\right] + \left[\overline{(\overline{L} + S)} * U\right]$$

Beat =

Ũ

4 min

Page 3/11

Page 4/11

### Exam 1

Last Name, First Name

- [13%] 3. Answer the following questions.
- a) Sketch the bdf file so that it looks like what you would create in Quartus for the equation (3%)Y = (/A \* B) with A(H), B(L), Y(L) using the <u>minimum number</u> of gates. 2 min

- (3%)b) Draw a complete timing diagram, exactly as Quartus would; include 10ns propagation delays, as Quartus would. Label the inputs and output and the time axis. 3 min (4%)c) Draw the required switch circuits and LED circuit to
- complete the circuit design for this problem. (These 2 min should be circuit diagrams, not layout diagrams.) Draw the switches in their true positions.
- (3%) 5 min

d) Draw a layout of the entire above circuit including each of the switch and LED circuits for part d and the logic from **part b**. A layout shows each of the parts as they appear on the breadboard. Include the needed switches, resistors (SIP and/or

14-pin Chip





pins. Label the pin numbers in part b. Label the wires for each of the inputs and outputs (A, B, and Y) with their activation levels. I suggest that you use labels to replace long wires. The dark part of the switches in the figure are the parts that you move to change the switch's closure state. Draw the switches in their **true** positions.

DIP), and LEDs. I don't know what chip you used, so assume whatever pin numbers you want (for the 14-pin chip), along with the normal power and ground



Page 5/11

### Exam 1

Last Name, First Name

[7%] 4. Directly implement the below equation with a mixed-logic circuit diagram. (Do <u>NOT</u> simplify the equation.) Use only gates of the 74HC00 (or their mixed-logic equivalents). Use the minimum number of gates required. Use the appropriate mixed-logic symbols. You are free to choose the activation levels for all signals. Label the parts and pin <u>numbers</u> for your circuit design.



# $Congr = (A + \overline{G}) * \left\{ \left[ A * \overline{(T * \overline{O})} \right] + R * \overline{S} \right\}$

- A( )
- G( )\_\_\_\_
- T( )\_\_\_\_
- O( )\_\_\_\_
- R( )\_\_\_\_
- S( )\_\_\_\_

\_Congr( )

University of Florida Department of Electrical & Computer Engineering

Page 6/11

### Exam 1

Last Name, First Name

[6%] 5. Use only open-collector gates (of any real SSI-type gate) to directly implement the below equation. (Do <u>NOT</u> simply the equations.) Show your work!

(3%) a) 
$$G = (\overline{O} * U) + \overline{F}$$
, with O(H) required.  
3 min

(3%) b) 
$$G = (O + \overline{U}) * F$$
, with O(H) required.  
3 min

[5%] 6. Determine the sequence of outputs, for  $Q_1(H)$  and  $Q_0(H)$ , starting at  $Q_1Q_0=00$ . Assume the asynchronous clear, CLR(L), is false and a series of clocks (CLK) occur to create the sequence of outputs. Show **ALL** work. List the next 6 values in the sequence.





S

A(H) C(H)

4-input MUX with

non 3-state Enable

S

0

2 3

En S

Page 7/11

L

## Exam 1

Last Name, First Name

Use the given multiplexers to design mixed-logic circuit diagrams that solve each of the [10%] 7. below problems. Be careful to read the equation correctly. Choose activation levels for 2 min each signal (that has not already been assigned) to **minimize** the number of additional parts required. Use the minimum number of additional SSI gates. Show all work. (The four below problems are *independent*.)

(3%) a) 
$$Y_0 = A^*/B + /B^*/C^*D + /B^*C^*D$$
  
(3%) b)  $Y_1 = A^*/B + /B^*/C^*D + /B^*C^*D$  (Note the enable.)





A(H) B(H) C(H)

University of Florida Department of Electrical & Computer Engineering

Exam 1

Last Name, First Name

[11%] 8. Solve the following Karnaugh Map Boolean Algebraic simplifications problems.

- (6%) a) Simply the below equation and put the result in MSOP <u>and</u> form MPOS.
- 5 min

Page 8/11

(	CD					CD										
AB		00	01	11	10	AB	00	01	11	10						
	00	1	1	0	1	00	1	1	0	1						
	01	0	0	1	1	01	0	0	1	1						
	11	1	0	1	1	11	1	0	1	1						
	10	1	1	0	1	10	1	1	0	1						

 $Y_{MSOP} =$ 

 $Y_{MPOS} =$ 

(5%)
 b) If the terms ABCD=0001, 1001, and 1011, i.e., the textbook's d(1,9,11), are DON'T CARES (X), determine the new MSOP and MPOS equations. Are the two below solutions equivalent? Explain why or why not.



 $Y_{MSOP} =$ 

 $Y_{MPOS} =$ 

Are the above equations **Equivalent**? Why or why not?

Page 9/11

## Exam 1

Last Name, First Name

- [11%] 9. Describe the function of two below circuits in parts a and b. Fill in appropriate mixed-logic signal names to clarify your description, to make the circuits mixed-logic circuit diagrams, and to complete the intended design.
- (4%) a) The enables in this problem are **<u>NOT</u>** 3-state.

4 min



(4%) b) The enables in this problem **ARE** 3-state.

4 min



(3%)
 c) If adding an overall system enable on either the above circuits makes sense, then add (in a box or boxes **above**) SSI circuit(s) to create a system enable of the same type as the MUXes of the given problem (i.e., non 3-state or 3-state).

priority)?

2:4 Decoder

 $W_0$ 

 $W_1$ 

 $Z_0$ 

 $Z_1$ 

 $Z_{2}$ 

Ζ

Page 10/11

(4%)

5 min

(4%)

6 min

## Exam 1

Last Name, First Name

- b) Determine the equations for the encoder (use space above). Simplify the equations. Design a circuit (use space below) to implement this design. Use only SSI gates.

- (4%) c) Which (if any) of the  $Z_i$  outputs are **true** for each of the following? Choose the normal (matching) activation-levels for the inputs and outputs (as you did in your MSI labs).
  - 1)  $X_3X_2X_1X_0 = 0001$ 2)  $X_3X_2X_1X_0 = 0000$ 3)  $X_3X_2X_1X_0 = 1000$ 4)  $X_3X_2X_1X_0 = 1011$ Priority Encoder  $X_0$   $X_1$   $X_0$   $X_2$   $X_1$   $X_3$   $X_3$   $X_3$  $X_3X_2X_1X_0 = 1011$



diagram from the given block diagram.

[12%] 10. In this problem you will design several decoders.

a) Determine the truth table for the below **priority** encoder (where a higher subscript has a higher

Also create a functional block

University of Florida	EEL 3701—Fall 2013	Dr. Eric. M. Schwartz
Department of Electrical & Computer Engineering	Tuesday, 8 October 2013	
Page 11/11	Exam 1	

Last Name, First Name

11. Complete the timing diagram for the below JK-Flip flop with asynchronous clear and synchronous set. [6%]

7 min



	0 ps	20.0 ns	. 4	10.0 ns	60.0	) ns	80.(	0 ns	100	0 ns	12	0, <mark>0 ns</mark>	140	0 ns	160	) <mark>.0 ns</mark>	180	0 ns	200	0 ns	220	0 ns	240	0 ns	260.0 ns	
Name																										
CLK																										
R_L																										
S_L																	1									
J	<u> </u>																									
к	L																									
0																									·	
•																										