## Instructions:

- Turn off all cell phones and other noise making devices and put away all electronics.
- Show all work on the front of the test papers. Box each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will not be graded without an indication on the front.
- This exam counts for $20 \%$ of your total grade.
- Read each question carefully and follow the instructions.


CongreGators: UF MIL's Swarm Robots.

- You may not use any notes, HW, labs, other books, or calculators.
- The point values for problems may be changed at prof's discretion.
- You must pledge and sign this page in order for a grade to be assigned.
- Put your name at the top of this test page (and, if you remove the staple, all others). Be sure your exam consists of $\underline{11}$ distinct pages. Sign your name and add the date below.
- For each circuit design, equations must not be used as replacements for circuit elements.
- For each mixed-logic circuit diagram, label inputs of each gate with the appropriate logic equations
- Truth tables and voltage tables must be in counting order.
- Label the inputs and outputs of each circuit with activation-levels.
- Boolean expression answers must be in lexical order,( i.e., /A before A, A before B, \& $D_{3}$ before $D_{2}$ ).
- For K-maps, label each grouping with the appropriate equation.

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME

| Regrade comments below: Give page \# and problem \# and reason for the petition. |
| :--- |
|  |
|  |
|  |
|  |

DATE (8 Oct 2013)
[15\%] 1. Solve the following arithmetic problems. Remember to show ALL work here and in EVERY problem on this exam.
(4\%) a) Determine the unsigned hexadecimal, octal, binary, and BCD representations of the
$(3 \%)$ b) Determine the $\mathbf{1 0}$-bit signed magnitude, 1 's complement, and 2 's complement

3 min
$(2 \%) \quad$ c) What is $-256_{10}-287_{10}$ in $\mathbf{1 0}$-bit 2 's complement? You must use binary numbers to 3 min

Signed Mag: $\qquad$
1's Comp: $\qquad$
2's Comp: $\qquad$ derive and determine the solution (not decimal). You must show all work.

Binary: $\qquad$
Octal: $\qquad$
Hex: $\qquad$

BCD: $\qquad$
$\qquad$

## Exam 1

Last Name, First Name
(2\%) 1. d) What is $384_{10}-287_{10}$ in $\mathbf{1 0}$-bit 2 's complement? You must use binary numbers to derive $4 \mathrm{~min} \quad$ and determine the solution (not decimal). Remember that you must show all work.
$\qquad$
(4\%) 1. e) Perform the requested operations in binary. If necessary,
4 min

| 100101 |
| ---: |
| $\times \quad 101$ |

$100101 \div 101$
(Show 3 digits after the binary point)
[4\%] 2. Find the MSOP or MPOS equivalent of the below Boolean expression. Show ALL work. 5 min

$$
\text { Beat }=\overline{[\overline{L * \bar{S}} * U]+\overline{[\overline{(\bar{L}+S)} * U]}}
$$

Beat =
$\qquad$

Last Name, First Name
[13\%] 3. Answer the following questions.
a) Sketch the bdf file so that it looks like what you would create in Quartus for the equation $\mathrm{Y}=(/ \mathrm{A} * \mathrm{~B})$ with $\mathrm{A}(\mathrm{H}), \mathrm{B}(\mathrm{L}), \mathrm{Y}(\mathrm{L})$ using the minimum number of gates.
b) Draw a complete timing diagram, exactly as Quartus would; include 10ns propagation delays, as Quartus would. Label the inputs and output and the time axis.

c) Draw the required switch circuits and LED circuit to complete the circuit design for this problem. (These should be circuit diagrams, not layout diagrams.) Draw the switches in their true positions.
(3\%) d) Draw a layout of the entire above circuit including each of the switch and LED circuits for part d and the logic from part b. A layout shows each of the parts as


14-pin Chip they appear on the breadboard. Include the needed switches, resistors (SIP and/or DIP), and LEDs. I don't know what chip you used, so assume whatever pin numbers you want (for the 14-pin chip), along with the normal power and ground pins. Label the pin numbers in part $\mathbf{b}$. Label the wires for each of the inputs and outputs ( $\mathrm{A}, \mathrm{B}$, and Y ) with their activation levels. I suggest that you use labels to replace long wires. The dark part of the switches in the figure are the parts that you move to change the switch's closure state. Draw the switches in their true positions.


## Exam 1

Last Name, First Name
[7\%] 4. Directly implement the below equation with a mixed-logic circuit diagram. (Do NOT simplify the equation.) Use only gates of the 74HC00 (or their mixed-logic equivalents). Use the minimum number of gates required. Use the appropriate mixed-logic symbols. You are free to choose the activation levels for all signals . Label the parts and pin numbers for your circuit design.


Congr $=(A+\bar{G}) * \overline{\{[A * \overline{(T * \bar{O})}]+R * \bar{S}\}}$

A( )

G( ) $\qquad$

T( )
$\mathrm{O}(\mathrm{)}$ $\qquad$
$R()$ $\qquad$
$S($ $\qquad$
[6\%] 5. Use only open-collector gates (of any real SSI-type gate) to directly implement the below equation. (Do NOT simply the equations.) Show your work!
(3\%) a) $G=(\bar{O} * U)+\bar{F}$, with $\mathbf{O}(\mathbf{H})$ required.

3 min
$(3 \%)$ b) $G=(0+\bar{U}) * F$, with $\mathbf{O}(\mathbf{H})$ required.
3 min
[5\%] 6. Determine the sequence of outputs, for $\mathrm{Q}_{1}(\mathrm{H})$ and $\mathrm{Q}_{0}(\mathrm{H})$, starting at $\mathrm{Q}_{1} \mathrm{Q}_{0}=00$. Assume the asynchronous clear, $\operatorname{CLR}(\mathrm{L})$, is false and a series of clocks (CLK) occur to create the sequence of outputs. Show ALL work. List the next 6 values in the sequence.


Last Name, First Name
[10\%] 7. Use the given multiplexers to design mixed-logic circuit diagrams that solve each of the 2 min below problems. Be careful to read the equation correctly. Choose activation levels for each signal (that has not already been assigned) to minimize the number of additional parts required. Use the minimum number of additional SSI gates. Show all work. (The four below problems are independent.)
3 min
(3\%)
a) $\mathbf{Y}_{\mathbf{0}}=\mathbf{A} * / \mathbf{B}+/ \mathbf{B} * / \mathbf{C} * \mathbf{D}+/ \mathbf{B} * \mathbf{C} * \mathbf{D}$


3 min
(3\%)
b) $\mathbf{Y}_{\mathbf{1}}=\mathbf{A} * / \mathbf{B}+/ \mathbf{B} * / \mathbf{C} * \mathbf{D}+/ \mathbf{B} * \mathbf{C} * \mathbf{D}$ (Note the enable.)


3 min
(2\%)
c) $\mathbf{Y}_{\mathbf{2}}=\mathbf{A} * / \mathbf{B}+/ \mathbf{B} * / \mathbf{C} * \mathbf{D}+/ \mathbf{B} * \mathbf{C} * \mathbf{D} \quad$ (Note the enable and $\mathbf{D}(\mathbf{L})$.)

(2\%)
d) $\mathbf{Y}_{\mathbf{3}}=\mathbf{A} * / \mathbf{B}+/ \mathbf{B} * / \mathbf{C} * \mathbf{D}+/ \mathbf{B} * \mathbf{C} * \mathbf{D} \quad$ (Note the mux size)

3 min


Exam 1
Last Name, First Name
[11\%] 8. Solve the following Karnaugh Map Boolean Algebraic simplifications problems.
$(6 \%)$ a) Simply the below equation and put the result in MSOP and form MPOS.
5 min

## CD

AB

|  | 00 |  | 01 | 11 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 10 |  |  |
| 00 | 1 | 1 | 0 | 1 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 0 | 1 | 1 |
| 10 | 1 | 1 | 0 | 1 |
|  |  |  |  |  |

$\mathrm{Y}_{\mathrm{MSOP}}=$

CD

| AB | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 1 | 1 | 0 | 1 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 0 | 1 | 1 |
| 10 | 1 | 1 | 0 | 1 |

$\mathrm{Y}_{\mathrm{MPOS}}=$
$(5 \%)$ b) If the terms $\mathrm{ABCD}=0001,1001$, and 1011 , i.e., the textbook's $\mathrm{d}(1,9,11)$, are $\mathbf{D O N} \mathbf{T}$ 5 min CAREs ( $\mathbf{X}$ ), determine the new MSOP and MPOS equations. Are the two below solutions equivalent? Explain why or why not.

CD

|  | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 1 | X | 0 | 1 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 0 | 1 | 1 |
| 10 | 1 | X | X | 1 |

CD

| AB | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 1 | X | 0 | 1 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 0 | 1 | 1 |
| 10 | 1 | X | X | 1 |

$\mathrm{Y}_{\mathrm{MSOP}}=$

$$
\mathrm{Y}_{\mathrm{MPOS}}=
$$

Are the above equations Equivalent? Why or why not?

Last Name, First Name
[11\%] 9. Describe the function of two below circuits in parts a and b. Fill in appropriate mixed-logic signal names to clarify your description, to make the circuits mixed-logic circuit diagrams, and to complete the intended design.
(4\%)
a) The enables in this problem are NOT 3-state.

(4\%)
b) The enables in this problem ARE 3-state.

4 min

(3\%)
3 min
c) If adding an overall system enable on either the above circuits makes sense, then add (in a box or boxes above) SSI circuit(s) to create a system enable of the same type as the MUXes of the given problem (i.e., non 3-state or 3-state).
[12\%] 10. In this problem you will design several decoders.
a) Determine the truth table for the below priority encoder (where a higher subscript has a higher priority)? Also create a functional block diagram from the given block diagram.


|  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

b) Determine the equations for the encoder (use space above). Simplify the equations. Design a circuit (use space below) to implement this design. Use only SSI gates.
c) Which (if any) of the $\mathrm{Z}_{\mathrm{i}}$ outputs are true for each of the following? Choose the normal (matching) activation-levels for the inputs and outputs (as you did in your MSI labs).

1) $X_{3} X_{2} X_{1} X_{0}=0001$
2) $X_{3} X_{2} X_{1} X_{0}=0000$
3) $X_{3} X_{2} X_{1} X_{0}=1000$

4) $X_{3} X_{2} X_{1} X_{0}=1011$

University of Florida
Department of Electrical \& Computer Engineering
Page 11/11

## Exam 1

Dr. Eric. M. Schwartz
.

Last Name, First Name
[6\%] 11. Complete the timing diagram for the below JK-Flip flop with asynchronous clear and synchronous set.
7 min


|  | 0 ps | 20.0 ns | 40.0 ns | 60.0 ns | 80.0 ns | $100 \mathrm{i}^{0} \mathrm{~ns}$ | $120,0 \mathrm{~ns}$ | 1400 ns | $160 \mathrm{i}^{0} \mathrm{~ns}$ | 180, ${ }_{\text {O }} \mathrm{ns}$ | 200, 0 ns | $2200_{i} \mathrm{~ns}$ | $240,0 \mathrm{~ns}$ | 260.0 ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R_L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| S_L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| J |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| K |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

