


# Exam 1

*May the Schwartz  
 be with you!*

\_\_\_\_\_  
 Last Name, First Name

**Instructions:**

- Turn off all **cell phones** and other noise making devices and put away **all electronics**.
- Show **all** work on the **front** of the test papers. **Box** each answer. If you need more room, make a clearly indicated note on the front of the page, "**MORE ON BACK**", and use the back. The back of the page will **not** be graded without an indication on the front.
- This exam counts for 20% of your total grade.
- Read each question **carefully** and **follow the instructions**.
- You may **not** use any notes, HW, labs, other books, or calculators.
- The point values for problems may be changed at prof's discretion.
- You must pledge and sign this page in order for a grade to be assigned.
- Put your name at the top of **this** test page (and, if you remove the staple, all others). Be sure your exam consists of **12** distinct pages. Sign your name and add the date below.
- Failure to follow the below rules will result in **NO** partial credit
  - The **base** (radix) of all number should be indicated with a **subscript** or **prefix**.
  - Truth tables, voltage tables, and timing simulations must be in **counting** order.
  - Label the inputs and outputs of each circuit with activation-levels.
  - For each mixed-logic circuit diagram, label inputs of **each** gate with the appropriate logic equations.
  - For K-maps, label **each** grouping with the appropriate equation.
  - Labels inside of parts must be provided whenever it can be confusing, e.g., they **MUST** be specified for MUXes and Decoders, but not for NANDs and ORs.
  - For each circuit design, equations must **not** be used as replacements for circuit elements.
  - Boolean expression answers must be in **lexical order**, (i.e., /A before A, A before B, & D<sub>3</sub> before D<sub>2</sub>).



UF IEEE's SoutheastCon 2015 robot for Hardware Competition

*Please read  
 carefully.*

*Good luck &  
 Go Gators!!!*

**PLEDGE:** On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

Regrade comments below: Give page # and problem # and reason for the petition.

**SIGN YOUR NAME**

Pages	Available	Points
2-3	14	
4	3	
5	13	
6	7	
7	13	
8	12	
9	11	
10	11	
11-12	16	
<b>TOTAL</b>	<b>100</b>	

# Exam 1

\_\_\_\_\_  
Last Name, First Name

[14%] 1. Solve the following arithmetic problems. **Remember to show ALL work here and in EVERY problem on this exam.**

(4%) a) Determine the unsigned hexadecimal, octal, binary, and BCD representations of the number  $567_{10}$ .

4 min

Binary: \_\_\_\_\_

Octal: \_\_\_\_\_

Hex: \_\_\_\_\_

BCD: \_\_\_\_\_

(3%) b) Determine the **12-bit** signed magnitude, 1's complement, and 2's complement representations of the decimal number  $-567_{10}$ . (I **strongly** recommend that you **check your work before** moving on to the next problem.)

3 min

Signed Mag: \_\_\_\_\_

1's Comp: \_\_\_\_\_

2's Comp: \_\_\_\_\_

(1%) c) What is  $-8_{10}$  in **4-bit** 2's complement? (Hint:  $2^3 = 8$ .) You must **show all work**.

1 min

$(-8)_{2 \text{ 4-bit 2's comp}}$ : \_\_\_\_\_

# Exam 1

\_\_\_\_\_  
Last Name, First Name

- (2%) 1. c) What is  $-2048_{10} - 567_{10}$  in **12-bit** 2's complement? (Hint:  $2^{11} = 2048$ .) You must use binary numbers to **derive** and determine the solution (not decimal). You must **show all work**.

3 min

$(-2048_{10} - 567_{10})_2$  12-bit 2's comp: \_\_\_\_\_

- (2%) 1. d) What is  $1024_{10} - 567_{10}$  in **12-bit** 2's complement? ? (Hint:  $2^{10} = 1024$ .) You must use binary numbers to **derive** and determine the solution (not decimal). You must **show all work**.

3 min

$(1024_{10} - 567_{10})_2$  12-bit 2's comp: \_\_\_\_\_

- (2%) 1. e) Perform the requested operations in binary. Show 4 digits after the binary point and 1 digit after the hex point. What is the answer in both **binary** and **hex**?

4 min

$$1101.11 \div 100$$

*Quotient* = \_\_\_\_\_

## Exam 1

\_\_\_\_\_  
Last Name, First Name

- [3%] 2. **Simplify** the following logic equation using only Boolean identities, laws or theorems.  
5 min Show all steps. Give the solution in MSOP form.

$$Ga = \overline{\overline{(T + \overline{O} + R)}} * \overline{\overline{(\overline{T} + \overline{SOR})}}$$

$$Ga = \underline{\hspace{10cm}}$$

# Exam 1

\_\_\_\_\_  
Last Name, First Name

[13%] 3. Answer the following questions.

(3%)


4 min

- a) Sketch the bdf file so that it looks like what you would create in Quartus for the equation  $Y = \overline{(A + \overline{B})}$  with A(H), B(L), Y(H) using the **minimum number** of gates.

(3%)

3 min

- b) Draw a **complete** timing diagram, exactly as Quartus would; **include 10ns propagation delays**, as Quartus would. **Label** the inputs and output and the time axis.



(4%)


2 min

- c) Draw the required switch circuits and LED circuit to complete the circuit design for this problem. (These should be **circuit diagrams**, not layout diagrams.) Draw the switches in their **true** positions.

(3%)

5 min


- d) Draw a **layout** of the entire above circuit **including** each of the **switch and LED circuits** for **part c** and the logic from **part a**. A layout shows each of the parts as they appear on the breadboard. Include the needed switches, resistors (SIP and/or DIP), and LEDs. I don't know what chip you used, so assume whatever pin numbers you want (for the 14-pin chip), along with the **normal** power and ground pins. Label the pin numbers **in part b**. Label the wires for each of the inputs and outputs (A, B, and Y) with their activation levels. I suggest that you **use labels** to replace long wires. The dark part of the switches in the figure are the parts that you move to change the switch's closure state. Draw the switches in their **true** positions.




14-pin Chip



Switches



LEDs



# Exam 1

\_\_\_\_\_  
 Last Name, First Name

[7%]

5 min

4. Directly implement the below equation with a mixed-logic circuit diagram. (Do **NOT** simplify the equation.) Use only gates of 74HC02 chips (or their mixed-logic equivalents). Use the **minimum number of gates** required. Use the appropriate mixed-logic symbols. You are free to choose the activation levels for all signals except that **Gat** (the output) must be **active-low**. Label the parts and pin **numbers** for your circuit design.

$$Gat = \overline{\left( \left( \overline{[(O + \bar{R}) * \bar{G}] + \bar{R}} \right) * \overline{[O * \bar{W}]} \right) + L}$$

O( )

R( )\_\_


G( )\_\_

R( )\_\_

O( )\_\_

W( )\_\_

L( )\_\_



\_\_\_\_ Gat(L)

# Exam 1

\_\_\_\_\_  
 Last Name, First Name


- [5%] 5. Use **only** open-collector gates (of any **real** SSI-type gate) to directly implement the below equation. (Do **NOT** simply the equation.) **Show your work!**  $M$  must be active-high and  $U$  must be active-low, but you may chose all other activation levels.

4 min

$$Beat = (M + \bar{I} + \bar{Z}) * \overline{(Z + \bar{O} + U)}$$

- [8%] 6. Determine the sequence of outputs, for  $Q_2(H)$ ,  $Q_1(H)$ , and  $Q_0(H)$ , starting at  $Q_2Q_1Q_0=000$ . Assume the asynchronous clear,  $CLR(L)$ , is false and a series of clocks (CLK) occur to create the sequence of outputs. Show **ALL** work. List the next **7 values** in the sequence.

7 min



**Sequence** = \_\_\_\_\_

# Exam 1


\_\_\_\_\_  
 Last Name, First Name

[12%] 7. Use the given multiplexers to **design mixed-logic circuit diagrams** that solve each of the below problems. **Be careful to read the equation correctly.** Choose activation levels for each signal (that has not already been assigned) to **minimize** the number of additional parts required. Use the **minimum** number of additional SSI gates. Show all work. (The four below problems are **independent**.)

2 min


3 min

(3%) a)  $Gog_0 = A*/T (O + /R /S + /O S)$




3 min

(3%) b)  $Gog_1 = A*/T (O + /R /S + /O S)$  (Note the **enable**.)




3 min

(3%) c)  $Gog_2 = A*/T (O + /R /S + /O S)$  (Note the **enable**.)



(3%) d)  $Gog_3 = A*/T (O + /R /S + /O S)$  (Note the mux **size** and **enable**)

3 min





# Exam 1

\_\_\_\_\_

Last Name, First Name

[11%] 8. Solve the following Karnaugh Map Boolean Algebraic simplifications problems.

(6%) a) Simply the below equation and put the result in MSOP **and** form MPOS. **Label** your circles!

8 min

$$Y = (\bar{A} + \bar{B} + \bar{C} + D) * (\bar{A} + B + D) * (A + \bar{B} + \bar{C}) * (A + \bar{C} + D) * (\bar{B} + \bar{C} + \bar{D}) * (A + B + C)$$

CD  
AB \_\_\_\_\_

CD  
AB \_\_\_\_\_

$Y_{MSOP} =$

$Y_{MPOS} =$

(4%) b) If the terms ABCD=1000, 1001, and 1101, i.e., the textbook's d(8,9,13), are **DON'T CAREs (X)**, determine the new MSOP **and** MPOS equations.

4 min

CD  
AB \_\_\_\_\_

CD  
AB \_\_\_\_\_

$Y_{MSOP} =$

$Y_{MPOS} =$

(1%) c) Are the above equations (in part b) **equivalent**? Why or why not?

2 min



# Exam 1

---

Last Name, First Name

[16%] 10. Design the following specified multiplexers.

- (4%) a) Create a **functional block diagram** **and** then design a **4-input** multiplexer (with **no enable**). For this design, use only 2-input multiplexers with no enables. **Only** if necessary, you may use SSI parts to complete your design. Use the minimum number of MUXs.

4 min

- (4%) b) Create a **functional block diagram** **and** then design a **4-input** multiplexer with a **non tri-state enable**. For this design, use only 2-input multiplexers with **non tri-state enables**. (All enables can have any activation-level.) **Only** if necessary, you may use SSI parts to complete your design. Use the minimum number of MUXs.

4 min

# Exam 1

---

Last Name, First Name

- (4%) 10 c) Create a **functional block diagram** and then design a **4-input** multiplexer with **no enable**. For this design, use only 2-input multiplexers **with tri-state enables**. (All enables can have any activation-level.) **Only** if necessary, you may use SSI parts to complete your design. Use the minimum number of MUXs.

4 min

- (4%) d) Create a **functional block diagram** and then design a **4-input** multiplexer with a **tri-state enable**. For this design, use only 2-input multiplexers with **tri-state enables**. (All enables can have any activation-level.) **Only** if necessary, you may use SSI parts to complete your design. Use the minimum number of MUXs.

4 min