Exam 1

Last Name. First Name



SubjuGator T-shirt in 2009.

Please read

carefully.

Instructions:

Page 1/13

Turn off all **cell phones** and other **noise making devices** and put away all electronics.

May the Schwartz be with you!

- Show all work on the front of the test papers. Box each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will <u>not</u> be graded without an indication on the front.
- You may <u>not</u> use any notes, HW, labs, other books, scratch paper, or calculators.
- *This exam counts for 20% of your total course grade.*
- Read each question *carefully* and *follow the instructions*.
- The point values for problems may be changed at prof's discretion.
- You must pledge and sign this page in order for a grade to be assigned.
- **CLEARLY** write your name at the top of **this** test page (and, if you remove the staple, all others). Be sure your exam consists of 13 distinct pages. Sign your name and add the date below. (If we struggle to read your name, you will lose points.)
- For anything undefined, if necessary, state a reasonable assumption.
- Failure to follow the below rules will result in <u>NO</u> partial credit
 - The base (radix) of all number should be indicated with a subscript or prefix.
 - Truth tables, voltage tables, and timing simulations must be in **counting** order. •
 - Label the inputs and outputs of each circuit with activation-levels.
 - For each mixed-logic circuit diagram, label inputs of **each** gate with the appropriate logic equations. •
 - For K-maps, label <u>each</u> grouping with the appropriate equation.
 - Labels inside of parts must be provided whenever it can be confusing, e.g., they **MUST** be specified for MUXes and Decoders, but not for NANDs and ORs.
 - For each circuit design, equations must **not** be used as replacements for circuit elements.
 - Boolean expression answers must be in *lexical order*, (i.e., /A before A, A before B, & D_3 before D_2).

3701 pun to get your mind primed before the exam (fill in the blank):

Describe the 10 types of people in the world.

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME	farch 2018)				
Regrade comments below: Give page # and problem # and reason for the	ne petition.	Pages	Available	Points	
		2-3	15		
	[4	9		
	[5	8		
		6	11		
	[7-9	19		
		10	9		
		11	11		
		12-13	18		
		TOTAL	100		

EEL 3701—Spring 2018 Thursday, 1 March 2018

Page 2/13

Exam 1

Last Name, First Name

- [15%] 1. Solve the following arithmetic problems. Remember to show <u>ALL</u> work here and in <u>EVERY</u> problem on this exam.
- (4%) a) Determine the unsigned hexadecimal, octal, binary, and BCD representations of the number 307₁₀. (I strongly recommend that you check your work before moving on to the next problem.)

Binary:	

Hex:

(3%)
 b) Determine the <u>11-bit</u> signed magnitude, 1's complement, and 2's complement representations of the decimal number -307₁₀. (I strongly recommend that you check your work before moving on to the next problem.)

Signed Mag:	
1's Comp:	

2's Comp:

(2%) c) What is $512_{10} - 307_{10}$ in <u>11-bit</u> 2's complement? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). Hint: $512 = 2^9$. You must show <u>all</u> work.

(51210 - 30710)2 11-bit 2's comp:

Page 3/13

EEL 3701—Spring 2018 Thursday, 1 March 2018

Exam 1

Last Name, First Name

1. d) What is $128_{10} - 307_{10}$ in **11-bit** 2's complement? Hint: $128 = 2^{7}$. You must show all work. (2%)3 min

(12810 - 30710)2 11-bit 2's comp:

(2%) e) What is -307₁₀ in **<u>10-bit</u> 2's complement and** also in **<u>12-bit</u> 2's complement**? You must show all work. 2 min

-307₂ 10-bit 2's comp

-3072 12-bit 2's comp

2. What must you do to an active-low input in Quartus so that it understands that the signal is [2%] active-low? What about an active-low output? 2 min

Page 4/13

(4%)

3 min

Exam 1

Last Name, First Name

- [9%] 3. Use the below circuit for this problem.
- a) Draw the mixed-logic circuit diagram to directly implement these two equations with the minimum number of gates. (These should be circuit diagrams, not layout diagrams.) The A input and X output, must be active-low, i.e., A(L) and X(L). Y must be active-high, i.e., Y(H). Choose the optimal (best) activation-level for B.

X =	A	*	\overline{B}
Y =	A	+	\overline{B}

b) Draw the required switch circuits and LED circuits to complete the circuit design for this problem. (These should be circuit diagrams, not layout diagrams.) Draw the switches in their true positions.

Page 5/13

Exam 1

Last Name, First Name

[8%] 7 min

4. Directly implement the below equation with a mixed-logic circuit diagram, i.e., do **NOT** simplify the equation. A strange new chip with gates like the one shown are the only ones available for this problem. Use only these gates (or their equivalents). Minimize the total number of gates. Pick whatever activation levels you want for the signals not already specified.



UF(H)

$$UF = \overline{\left(\overline{B} * E + A * \overline{T}\right)} + \overline{\left(C + \overline{A} * \overline{T} + S\right)}$$

$$E(L) = A(H) = T(-)$$

S()____

C()____

Page 6/13

a)

Exam 1

(2%)

4 min

b)

Last Name, First Name

- [6%] 5. What are the MSOP or MPOS equations for the following circuits? Please look at each circuit carefully.
- (2%) 4 min





(2%)
c) Take the result of either of the above circuits (shown again here) and AND it with Go * Gators, i.e., the "new Beat" output is the "above Beat"*Go*Gators. Use a minimum number of additional 2-input open-collector components and **no other parts**.



- [5%] 6. Answer the below questions related to switch bouncing.
- (2%) a) Draw a timing diagram, V = f(t), where V is the voltage and t is the time, for a normal (SPST) switch circuit going from open to closed. Include bouncing in the diagram. Label your axes in the diagram with appropriate numerical values.



(3%) b) Design a debounced switch circuit. Do not use any MSI gates. Label the output as CLK.4 min

Page 7/13

Exam 1

Last Name, First Name

[19%] 7. Design a system that "counts" as shown. The system must asynchronously go to state "3" when Start (active-high) goes true and go to state "4" when Go (active-low) goes true. Assume that both Start and Go will never be simultaneously true. Use a T-FF for the most significant bit of your design, a D-FF for the least significant bit, and JK-FF(s) for any other bits you might need. An active-low output, Win should be true in states "6" or "7." All other outputs should be active-high Note: All the given FFs have asynchronic asy



be **active-high**. Note: All the given FFs have **asynchronous** clear and set inputs as shown.



EEL 3701—Spring 2018 Thursday, 1 March 2018

Exam 1

Page 8/13

Last Name, First Name

- 6 min
- () 7. b) Complete the next-state **truth** table (**in counting order**).

c) Find the required <u>simplified</u> (MSOP or MPOS) equations.



Page 9/13

Exam 1

Last Name, First Name

 () 7. d) Design the complete circuit, <u>minimizing</u> the total number of components, but using the D-<u>6 min</u>
 FF, JK-FF(s), and T-FF(s), as described previously. All **inputs** and **outputs** of the circuit should be **clearly indicated** <u>coming into or out of</u> the below dashed box. Your design must include the circuitry necessary to **asynchronous** go to state "3" when **Start** (activehigh) goes true and go to state "4" when **Go** (active-low) goes true. Assume that both Start and Go will never be simultaneously true.

Inputs	<u>Outputs</u>
	1 1 1 1
	1 1 1 1
	1 1 1
	 -

Solution for 3701 pun to get your mind primed before the exam (fill in the blank):Describe the 10 types of people in the world.

The who understand binary, and those who do not! (Need subscript, 102!)

 $A({\rm H}) \ B({\rm L}) \ C({\rm H})$

Page 10/13

Exam 1

Last Name, First Name

[9%] 8. Use the given multiplexers to design mixed-logic circuit diagrams that solve each of the below problems. Be careful to read the equation correctly. Choose activation levels for each signal (that has not already been assigned) to minimize the number of additional parts required. Use only SSI gates and add the minimum number necessary. Show all work. (The three below problems are independent.)

$$\begin{array}{c} (4\%) \\ \overline{\mathbb{S} \text{ min}} \\ \end{array} \quad a) \quad \mathbf{Y}_0 = (\mathbf{A} + /\mathbf{B} + \mathbf{C}) \ (/\mathbf{A} \ \mathbf{D} + \mathbf{B}) \\ \hline \\ \overline{\mathbb{S} \text{ min}} \\ \end{array} \quad b) \quad \mathbf{Y}_1 = (\mathbf{A} + /\mathbf{B} + \mathbf{C}) \ (/\mathbf{A} \ \mathbf{D} + \mathbf{B}) \\ \hline \\ \overline{\mathbb{S} \text{ min}} \\ \end{array} \quad (Note the \ \underline{\mathbf{NON}} \ tri-state enable.) \\ \hline \\ \frac{4 - input \ \mathbf{MUX}}{\mathbf{X}_1 \\ \mathbf{X}_2 \\ \mathbf{X}_3 \\ \mathbf{Y} \\ \mathbf{Y}_1(-) \\ \hline \\ \frac{\mathbf{K}_1 \\ \mathbf{X}_2 \\ \mathbf{X}_3 \\ \mathbf{Y} \\ \mathbf{Y}_1(-) \\ \hline \\ \mathbf{K}_1 \\ \mathbf{X}_2 \\ \mathbf{X}_3 \\ \mathbf{Y} \\ \mathbf{Y}_1(-) \\ \hline \\ \mathbf{K}_1 \\ \mathbf{X}_2 \\ \mathbf{X}_3 \\ \mathbf{Y} \\ \mathbf{Y}_1(-) \\ \hline \\ \mathbf{K}_1 \\ \mathbf{X}_2 \\ \mathbf{X}_3 \\ \mathbf{Y} \\ \mathbf{Y}_2(-) \\ \hline \\ \mathbf{K}_1 \\ \mathbf{K}_2 \\ \mathbf{Y} \\ \mathbf{Y}_2(-) \\ \hline \\ \mathbf{K}_1 \\ \mathbf{K}_2 \\ \mathbf{Y} \\ \mathbf{Y}_2(-) \\ \hline \\ \mathbf{K}_1 \\ \mathbf{K}_2 \\ \mathbf{Y} \\ \mathbf{Y}_2(-) \\ \hline \\ \mathbf{K}_1 \\ \mathbf{K}_2 \\ \mathbf{Y} \\ \mathbf{Y}_2(-) \\ \hline \\ \mathbf{K}_1 \\ \mathbf{K}_2 \\ \mathbf{Y} \\ \mathbf{Y}_2(-) \\ \hline \\ \mathbf{K}_2 \\ \mathbf{K}_3 \\ \mathbf{Y} \\ \mathbf{Y}_2(-) \\ \hline \\ \mathbf{K}_2 \\ \mathbf{K}_3 \\ \mathbf{K}_1 \\ \mathbf{Y} \\ \mathbf{Y}_2(-) \\ \hline \\ \mathbf{K}_1 \\ \mathbf{K}_2 \\ \mathbf{K}_3 \\ \mathbf{K}_1 \\ \mathbf{K}_2 \\ \mathbf{K}_1 \\ \mathbf{K}_2 \\$$

Page 11/13

Exam 1

Last Name, First Name

[11%] 9. Use the below equation for this problem.

$$Y = \overline{A}\overline{B}\overline{C} + A\overline{B}CD + A\overline{B}\overline{C}\overline{D} + A\overline{B}D + ABCD + A\overline{C}D + \overline{B}C\overline{D}$$

(7%) a) Simply the above equation and put the result in MPOS and MSOP form.8 min

AB CD AB CD

 $Y_{MSOP} = Y_{MPOS} =$

(3%)
 b) If the term ABCD=0011, i.e., the textbook's d(3), are DON'T CARE (X), determine the new MSOP and MPOS equations

 AB
 AB

 CD
 CD

 $Y_{MSOP} =$

 $Y_{MPOS} =$

(1%) c) Are the above equations (in part b) equivalent? Why or why not?

1 min

Page 12/13

Exam 1

Last Name, First Name

- [18%] 10. Design the following multiplexers. The select lines must work as they normally do in selecting the proper MUX inputs.
- (4%) a) Design a 5-input MUX using only the two MUXes below. If possible, use only one of each of these two MUXes; if not possible, use a minimum amount of these parts (but only these MUXes); if still not possible, use the minimum number of additional SSI gates. The active-high inputs are X_J, the active-high select lines are S_K, and the active-high output is Y.



(4%) 5 min b) Design a 6-input MUX using only the two MUXes below. If possible, use only one of each of these two MUXes; if not possible, use a minimum amount of these parts (but only these MUXes); if still not possible, use the minimum number of additional SSI gates. The active-high inputs are X_J, the active-high select lines are S_K, and the active-high output is Y.



Page 13/13

Exam 1

Last Name, First Name

(4%) 10. c) Design a 6-input MUX with a non tri-state enable using only the two MUXes below. If possible, use only one of each of these two MUXes; if not possible, use a minimum amount of these parts (but only these MUXes); if still not possible, use the minimum number of additional SSI gates. The active-high inputs are X_J, the active-high select lines are S_K, the active-low non tri-state enable is E, and the active-high output is Y.



- (4%) 5 min
- d) Design a 6-input MUX using only the two MUXes below (both with tri-state enables). If possible, use only one of each of these two MUXes; if not possible, use a minimum amount of these parts (but only these MUXes); if still not possible, use the minimum number of additional SSI gates. The active-high inputs are X_J, the active-high select lines are S_K, and the active-high output is Y.



(2%) e) Design an SSI circuit that can transform the design in part d to a 6-input MUX with <u>3 min</u>
 <u>tri-state</u> enable. Describe how it could be connected to the design in part d.