EEL 3701—Summer 2011 Thursday, 30 June 2011

Page 1/10

Exam 1

Last Name, First Name

Instructions:

- Turn off all <u>cell phones</u>, <u>beepers</u> and other noise making devices.
- <u>Show all work</u> on the <u>front</u> of the test papers. <u>Box</u> each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will <u>not</u> be graded without an indication on the front.
- This exam counts for 33% of your total grade.
- Read each question *carefully* and *follow the instructions*.
- You may <u>not</u> use any notes, HW, labs, other books, or calculators.
- The point values for problems may be changed at prof's discretion.
- You must pledge and sign this page in order for a grade to be assigned.
- Put your name at the top of <u>this</u> test page (and, if you remove the staple, all others). Be sure your exam consists of <u>10</u> distinct pages. Sign your name and add the date below.
- For each circuit design, equations must <u>not</u> be used as replacements for circuit elements.
- For each mixed-logic circuit diagram, label inputs of each gate with the appropriate logic equations
- *Truth tables and voltage tables must be in counting order.*
- Label the inputs and outputs of each circuit with activation-levels.
- Boolean expression answers must be in *lexical order*, (i.e., /A before A, A before B, & D_3 before D_2).
- For K-maps, label <u>each</u> grouping with the appropriate equation.

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME

Regrade comments below:	Give page # and problem # and reason for the petition.

Good afternoon! Welcome!

Good luck & Go Gators!!!

DATE (30 June 2011)

Page

2 - 3

4

5

6

7

8

9-10

TOTAL

Available

21

14

14

9

12

12

18

100

Points

Page 2/10

Exam 1

Last Name, First Name

[21%] 1. (4%) 3 min	EV	lve the following arithmetic problems. Remember to show <u>ALL</u> work here and in <u>VERY</u> problem on this exam. Determine the unsigned hexadecimal, octal, binary, and BCD representations of the number 99_{10} .
		Binary:
		Octal:
		Hex:
		BCD:
(3%) 2 min	b)	Determine the <u>7-bit</u> signed magnitude, 1's complement, and 2's complement representations of the decimal number -99 ₁₀ . Signed Mag:
		1's Comp:
		2's Comp:
(3%) 2 min	c)	Determine the <u>8-bit</u> signed magnitude, 1's complement, and 2's complement representations of the decimal number -99_{10} .
		Signed Mag:
		1's Comp:
		2's Comp:

Exam 1

Last Name, First Name

(2%) 3 min Page 3/10

1. d) What is $99_{10} + 37_{10}$ in **<u>8-bit</u>** 2's complement? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). Remember that you must **show** <u>all</u> work.

(99₁₀+37₁₀)_{2 8-bit 2's comp:}

(3%)

e) What is $37_{10} - 99_{10}$ in <u>8-bit</u> 2's complement? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). Remember that you must **show** <u>all</u> work.

(37₁₀–99₁₀)_{2 8-bit 2's comp:}

b) f) What is $-7_{10} - 99_{10}$ in <u>8-bit</u> 2's complement? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). Remember that you must **show** <u>all</u> work.

(-7₁₀ - 99₁₀)_{2 8-bit 2's comp:}

g) What is 99₁₀ ÷ 7₁₀ in <u>unsigned</u> binary? You must use binary numbers to <u>derive</u> and determine the solution (not decimal). Remember that you must **show all work.** Determine at least four digits past the binary point.

 $(99_{10} \div 7_{10})_{2 \text{ unsigned}}$:

(3%)

University of Florida Department of Electrical & Computer Engineering EEL 3701-Summer 2011 Thursday, 30 June 2011

Page 4/10

Exam 1

Last Name, First Name

- [14%] 2. Answer the following questions.
 - a) Sketch the bdf file so that it looks like what you would create in Quartus for the equation
 - Y = A * /B with A(L), B(H), Y(L) using the <u>minimum number</u> of gates.




(3%)

2 min

b) Draw a complete timing diagram, exactly as Quartus would; include 10ns propagation delays, as Quartus would. Label the inputs and output and the time axis.


I		 	 		 		
ŀ	 	 	 	 	 	 	
ŀ	 	 	 	 	 	 	
H	 	 	 	 	 	 	

- (4%) c) Draw the required switch circuits and LED circuit to complete the circuit design 2 min for this problem. (These should be circuit diagrams, not layout diagrams.) Draw the switches in their true positions.
- d) Draw a layout of the entire above circuit including (4%)each of the switch and LED circuits for part c and the 5 min logic from **part a**. A layout shows each of the parts as they appear on the breadboard. Include the needed switches, resistors (SIP and/or DIP), and LEDs. I don't know what chip you used, so assume whatever pin numbers you want, along with the normal power and ground pins. Label the pin numbers in part a. Label the wires for each of the inputs and outputs (A, B,









and Y) with their activation levels. I suggest that you use labels to replace long wires. The dark part of the switches in the figure are the parts that you move to Page 5/10

Mow(L)

Exam 1

Last Name, First Name


[8%]

3. Directly implement the below equation with a mixed-logic circuit diagram. (Do <u>NOT</u> simplify the equation.) Use only **2-input** NAND or NOR gates (or their mixed-logic equivalents). Use the **minimum number of gates** required. Use the appropriate mixed-logic symbols. Pick whatever activation levels you want for the unspecified inputs, but **T** must be **active-high** and **M** and **Mow** must be **active-low**.

$$Mow = \overline{(\overline{T} + \overline{E} + A)} + \left[\overline{(M * \overline{W})} + O\right] * N$$

- T(H)____
- E()____
- A()
- M(L)____
- W()____
- 0()____
- N()____
- [6%] 4. Use the given multiplexer to design a mixed-logic circuit diagram for the given equation.
 5 min
 Choose activation levels for each signal to minimize the number of additional parts required. Use the minimum number of additional gates. Show all work.

$$UF = G\overline{R}(A + \overline{T}) + \overline{R}A$$



Page 6/10

Exam 1


Last Name, First Name

[4%] 5. Find the MSOP or MPOS equivalent of the below Boolean expression. Show <u>ALL</u> work.

$$Mow = \overline{(\overline{M} + \overline{O} + W)} + [\overline{(M * \overline{W})} + O] * N$$

Mow = _____

[5%] 6. What is the logic equation of the following circuit. Put the solution in SOP or POS form. Show your work! Reminder: There are <u>no</u> activation levels in a logic equation.



University of Florida Department of Electrical & Computer Engineering

Page 7/10

EEL 3701—Summer 2011 Thursday, 30 June 2011

Exam 1

Last Name, First Name Y B С D Α [8%] 7. Determine the MSOP and MPOS for the truth table given. Are the Х solutions equivalent? Explain why or why not. 7 min Х Х

Y_{MSOP} = _____

 $Y_{MPOS} =$


 [4%] 8. Design a debounced switch for use as a clock input. The only ICs (chips) that you can use is one half of a "OR" chip and one "level shifter" chip. Draw the circuit diagram and label the 5 min CLK output.

Page 8/10

Exam 1

Last Name, First Name

[12%] 9. Design a 10-input MUX using no more than two of each of the given elements. The given 4input MUX has a <u>tri-state</u> output such that if the chip is disabled, the output is tri-stated (high impedance). The 2-input MUX does <u>not</u> have a tri-state output. Note that you need a tri-state enable for the 10-input MUX that you are designing. Use labels instead of wires. First try to minimize number of required components and then minimize the cost. The cost for available single MUXs are: 4-input MUX=37¢ and 2-input MUX=24¢. The cost per single <u>gates</u> are Inverter=3¢, Tri-state Buffer=5¢, 2-input NAND=7¢, and 2-input NOR=13¢. The 10-input MUX must work as expected, e.g., if $S_3S_2S_1S_0 = j$, then $Y = X_j$, j=0,1,...,9.



1011

Page 9/10

Exam 1


Last Name, First Name

1010

Start²

- [18%] 10. Design a system that counts as shown. The system must asynchronously reset to the state shown when Start (active-low) goes true. Use a JK-FF for the most significant bit of your design, a T-FF for the least significant bit, and a D-FF for any other bits you might need. Note: All the given FFs have asynchronous clear and set inputs.
- (1%) a) Determine the excitation tables for a T-FF and a JK-FF.

3 min



5 min

b) Complete the next-state **truth** table (**in counting order**).

						•
						•
						•
						•
						•
						•
						•
						•

- (1%)
- 2 min
- c) Draw a functional block diagram (showing all the inputs, all the outputs, and the functional blocks). Put your design in a box with the inputs and outputs going into or out of the box, on the left or right, respectively. This is <u>not</u> a circuit diagram.

University of Florida Department of Electrical & Computer Engineering

Page 10/10

Exam 1

Last Name, First Name

10. d) Find the required <u>simplified</u> (MSOP or MPOS) equations.

6 min

5 min

e) Design the complete counter circuit, <u>minimizing</u> the total number of components, but using the JK-FF and T-FF [and D-FF(s), if necessary] as described above. All inputs and outputs of the circuit should be clearly indicated coming into or out of the below box. Your design must include the circuitry necessary to re-start the counter asynchronously after the Start(L) signal goes true to the required top state (with 1010). <u>Add an output circuit</u> for GG (GoGators, active-low) that should be true if Start is false and the system is in the top state (with 1010).