Page 1/13

May the Schwartz be with you!

Exam 1

Engineering

Last Name, First Name

Instructions:

- Turn off all <u>cell phones</u> and other noise making devices.
- <u>Show all work</u> on the <u>front</u> of the test papers. <u>Box</u> each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will <u>not</u> be graded without an indication on the front.
- This exam counts for 33% of your total grade.
- Read each question carefully and follow the instructions.
- You may <u>not</u> use any notes, HW, labs, other books, or calculators, computers, or any electronic devices.
- The point values for problems may be changed at prof's discretion.



- You must pledge and sign this page in order for a grade to be assigned.
- Boolean expression answers must be in **lexical order**, (i.e., /A before A, A before B, & D_3 before D_2).
- **CLEARLY** write your name at the top of <u>this</u> test page (and, if you remove the staple, all others). Be sure your exam consists of <u>13</u> distinct pages. Sign your name and add the date below. (If we struggle to read your name, you will lose points.)
- Failure to follow the below rules will result in **NO** partial credit
 - The base (radix) of all number should be indicated with a subscript or prefix.
 - Truth tables, voltage tables, and timing simulations must be in counting order.
 - Label the inputs and outputs of each circuit with activation-levels.
 - For each mixed-logic circuit diagram, label inputs of <u>each</u> gate with the appropriate logic equations.



PropaGator 2 front view

- *For K-maps, label* **each** *grouping with the appropriate equation.*
- For each circuit design, equations must **not** be used as replacements for circuit elements.
- Boolean expression answers must be in **lexical order**, (i.e., /A before A, A before B, & D₃ before D₂).

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME DATE (30 June 2015)

Regrade comments below: Give page # and problem # and reason for the petition.	Problem	Available	Points
	1	12	
	2	14	
·	3	7	
•	4-5	11	
•	6	21	
•	7	5	
	8	11	
	9	10	
	10	9	
	TOTAL	100	

Page 2/13

Exam 1

Last Name, First Name

[12%] 1. Solve the following arithmetic problems. Remember to show <u>ALL</u> work here and in <u>EVERY</u> problem on this exam.

(4%) 4 min a) Determine the unsigned hexadecimal, octal, binary, and BCD representations of the number 251₁₀.

Binary:

Octal:

Hex:

BCD:

(3%) b) Determine the $\underline{10\text{-bit}}$ signed magnitude, 1's complement, and 2's complement representations of the decimal number -251₁₀.

Signed Mag:

1's Comp:

2's Comp:

c) What is $511_{10} - 251_{10}$ in 10-bit 2's complement? You must use binary numbers to derive and determine the solution (not decimal). Remember that you must show all work. (Hint: 256+255=511) Please circle your answer.

Page 3/13

Fyam	1
CXAIII	1

Last Name, First Name

1. d) What is $511_{10} + 251_{10}$ in 10-bit 2's complement and 11-bit 2's complement? You must (3%)use binary numbers to derive and determine the solution (not decimal). Remember that 3 min you must show all work. Please circle your answers.

10-bit

- [14%] 2. Answer the following short questions. Show **ALL** work.
- a) Draw a circuit like you would in a Quartus schematic entry [bdf] file to **DIRECTLY** (4%) implement (i.e., do <u>NOT</u> simplify) the equation Y = /(/A * B), where A is active-low, 2 min and B and Y are active-high. Use the minimum number of gates.

(3%)b) Draw a complete timing diagram, exactly as Quartus would; include 10ns propagation delays, as Quartus would. Label the inputs and output and the time axis. 3 min J-----------


(4%)2 min should be

c) Draw the required switch circuits and LED circuit to complete the circuit design for this problem. The circuits should do **nothing else**. (These circuit diagrams, not layout Draw the switches in their true diagrams.) positions.

Page 4/13


Exam 1

(3%)5 min 2. d) Draw a layout of the entire above circuit including each of the switch and LED circuits for part c and the logic from **part a**. A layout shows each of the parts as they appear on the breadboard. Include the needed




switches, resistors (SIP and/or DIP), and LEDs. I don't know what chip you used, so assume whatever pin numbers you want (for the 14-pin chip), along with the <u>normal</u> power and ground pins. Label the pin numbers in part a. Label the wires for each of the inputs and outputs (A, B, and Y) with their activation levels. I suggest that you **use labels** to replace long wires. The dark part of the switches **LEDs**

in the figure are the parts that you move to change the switch's closure state. Draw the switches in their **true** positions.



[7%] 5 min

3. Directly implement the below equation with a mixed-logic circuit (Do **NOT** simplify the equation.) Use only gates of the 74HC08 (or their mixedlogic equivalents). Only if necessary, you can also use other SSI components. Use the **minimum number of gates** required. Use the appropriate mixed-logic symbols. You are free to choose the activation levels that will optimize your solution. (No pin numbers are necessary.)



$$Soccer = \overline{\left[\overline{(G + \overline{O})} * U\right] + \overline{S * \overline{A}}}$$

G()___

O()____

U()__

Soccer()

A()___

Page 5/13

Exam 1

Last Name, First Name

[4%]
5 min


4. Find the MSOP <u>or</u> MPOS equivalent of the below Boolean expression. Show <u>ALL</u> work. (Please verify that you are correctly reading the equation. Note that Ball, One and the second Num each have 3 bars above them.)


$$Gators = \overline{\left\{\left[\mathit{UF} + \overline{\left(\mathit{Soft} * \overline{\mathit{Ball}}\,\right)}\right] * \overline{\left(\mathit{Num} + \overline{\mathit{One}}\,\right)}\right\}} + \left[\mathit{UF} * \overline{\left(\mathit{Base} + \overline{\mathit{Ball}}\right) * \overline{\left(\overline{\mathit{Num}} + \mathit{Three}\right)}}\right]$$

[7%] 5. What are the (SOP or POS) equations for the outputs of the following circuits? Lexical order is **NOT** necessary for these problems.

(3%)

4 min






Page 6/13

Exam 1

First Name Last Name,

3 min


[21%] 6. Design a system that "counts" as shown with the values of 5_{10} and 3_{10} . The system must asynchronously go to the state "5" when Start (active-low) goes true. Use a T-FF for the least significant bit of your design, a JK-FF for the next more significant bit (if necessary), and a D-FF(s) for any other bits you might need. The least-significant "count" output bit should be active-high; all other "count" output bits should be active-low. Note: All the given FFs have asynchronous clear and set inputs as shown.



(a-d 10%) 3 min


Inputs

a) Draw a functional block diagram (showing all the inputs, all the outputs, and the functional blocks). Put your design in the dashed box with the inputs and outputs going into or out of the box, on the left or right, respectively. This is **not** a circuit diagram.



5 min (a-d 10%)

b) Complete the next-state **truth** table (**in counting order**).



Page 7/13

Exam 1

(a-d 10%) 6. c) Find the required **simplified** (MSOP or MPOS) equations.

3 min

(a-d 10%)
5 min

d) Design the complete circuit, <u>minimizing</u> the total number of components, but using the T-FF, JK-FF, and D-FF(s) (if necessary), as described previously. All **inputs** and **outputs** of the circuit should be **clearly indicated <u>coming into or out of</u>** the below dashed box. Your design must include the circuitry necessary to **asynchronous** re-start the system at "5" when the **Start** (active-low) signal goes true.

<u>Inputs</u>	<u>Outputs</u>

Page 8/13

Evam	1
TVXAIII	

Last Name, First Name

(e-f 4%) 6. e) Use the table in part b (or make a new table) to create the same counter, but this time use a JK-FF for the least significant bit of your design, a T-FF for the next more significant bit (if necessary), and a D-FF(s) for any other bits you might need. Find the required **simplified** (MSOP or MPOS) equations.

(e-f 4%) 4 min

4 min

f) Design the complete circuit as you did in part d, but this time for the design described in part e.

<u>Inputs</u> **Outputs**


Dr. Eric. M. Schwartz

Page 9/13

Exam	1
LYXAIII	

Last Name, First Name

(g-i 7%) 6. g) Now add a **synchronous count** signal, **Count(H)**. When **Count** is false, stop counting, just as you did you're your lab 5 counter when F and B were both false. Complete the next-state **truth** table (**in counting order**). Use a **JK-FF** for the **least** significant bit of your design, a **T-FF** for the next more significant bit (if necessary), and a D-FF(s) for **any other** bits you might need.



 $(g-i\ 7\%)$ 6. h) Find the required <u>simplified</u> (MSOP or MPOS) equations.

5 min

Page 10/13

Exam 1

Last Name, First Name

(g-i 7%) 6. i) Design the complete circuit as you did in part d and f, but this time for the design described in parts g-h.



[5%] 7. Use the below equation for this problem.

$$Y = (\bar{A} + \bar{B} + \bar{C})(\bar{A} + \bar{C})(A + B)(\bar{B})(B + C)$$

Use K-maps to simply the equation and put the result in MSOP and form MPOS.

5 min

 $Y_{MSOP} = \underline{\hspace{1cm}}$

 $Y_{MPOS} =$

Page 11/13

Exam 1

Last Name, First Name

[12%] 8. Use the below equation for this problem.

	_						_
T 7	4 D 0 D .	40D .	4 D G .	4 D D .	4 D D .	D 0 D .	$D \cap D$
<i>\\</i>	ABCD +	// / / / I	<i>// // / / </i>	<i>// // / / / / / / / / / / / / / / / / </i>	<i>// // / / / / / / / / / / / / / / / / </i>	1) / ' 1	1)/:11
<i>v</i> —	$\Delta RIII \perp$	4111 —	$ARI \perp$	$ARII \perp$. <i>4</i>	-	
, —	$\sigma m = \sigma$	$\neg \cup \cup \cup \neg$	$\sigma m = 1$	\neg	\neg	- /)(,//	

(6%) 7 min a) Use K-maps to simply the equation and put the result in MSOP <u>and</u> form MPOS. Are these solutions (in part a) equivalent? Explain why or why not.

 $Y_{MSOP} = Y_{MPOS} =$

Equivalent?:

(5%)
3 min

b) If the terms ABCD=0001 and ABCD=1000, i.e., the textbook's d(1,8), are **DON'T CAREs** (**X**), determine the new MSOP **and** MPOS equations. Are these solutions (in part b) equivalent? Explain why or why not.


 $Y_{MSOP} = Y_{MPOS} =$

Equivalent?:

Page 12/13

Exam 1

Last Name, First Name [10%] 9. Design a 3-to-8 Decoder with a single enable using as many of the 2-to-4 Decoder given **2-to-4 Decoders** with the enables (E1, E2, and E3) as necessary. 7 min Use the minimum number of 2-to-4 Decoders and a minimum number E1 Y3 of SSI (AND, NOR, NOT, etc.) gates necessary. (Note that all the E2 enables on the 2-to-4 Decoders must be true in order for the device to E3 behave like a decoder.) Y1k X1 Y0þ X0



 $UF_0(H)$

0

dΕ

Page 13/13

Exam 1

Last Name, First Name

[9%]

10. Use the given multiplexers to **design mixed-logic circuit diagrams** that solve each of the below problems. **Be careful to read the equation correctly.** Choose activation levels for each signal (that has not already been assigned) to **minimize** the number of additional parts required. Use the **minimum** number of additional SSI gates. Show all work. (The three below problems are **independent**.)

(4%) 4 min a) $UF_0 = G^*/A * (T^*/O + O^*/R^*S + T^*S)$

(3%) 3 min

b) $UF_1 = G^*/A * (T^*/O + O^*/R^*S + T^*S)$

 $T(\mathsf{H})\ O(\mathsf{H})\ S(\mathsf{H})$

(2%)

b) $UF_2 = G^*/A * (T^*/O + O^*/R^*S + T^*S)$ (Note that the output is active-low.)

3 min

