EEL 3701-Fall 2013 Wednesday, 6 November 2013

Page 1/11

# Exam 2

Last Name, First Name

#### Instructions:

- Turn off all cell phones and other noise making devices and put away all electronics.
- Show all work on the front of the test papers. Box each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will *not* be graded without an indication on the front.
- This exam counts for 20% of your total grade. .
- Read each question carefully and follow the instructions. •
- You may <u>not</u> use any notes, HW, labs, other books, or calculators. **PropaGator 2**: UF MIL's potential 2<sup>nd</sup> robot boat.
- The point values for problems may be changed at prof's discretion.
- You must pledge and sign this page in order for a grade to be assigned.
- Put your name at the top of this test page (and, if you remove the staple, all others). Be sure your exam consists of **11** distinct pages. Sign your name and add the date below.
- Failure to follow the below rules will result in NO partial credit
  - Truth tables, voltage tables, and timing simulations must be in **counting** order.
  - Label the inputs and outputs of each circuit with activation-levels.
  - For each mixed-logic circuit diagram, label inputs of <u>each</u> gate with the appropriate logic equations. •
  - For K-maps, label <u>each</u> grouping with the appropriate equation. •
  - For each circuit design, equations must **not** be used as replacements for circuit elements. •
  - Boolean expression answers must be in *lexical order* (i.e., /A before A, A before B, & D<sub>3</sub> before D<sub>2</sub>).

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME DATE (6 November 2013) Regrade comments below: Give page **#** and problem **#** and reason for the petition. Available Points Page 2 - 315 . 17 4 5-6 227 - 8209-11 26 TOTAL 100



Page 2/11

#### Exam 2

Last Name, First Name

[15%] 1. Design a system that sequences through the following outputs: C<sub>16</sub>, 8<sub>16</sub>, 7<sub>16</sub>, C<sub>16</sub>, 8<sub>16</sub>, 7<sub>16</sub>, etc., with each of these output bits active-low. The system must asynchronously reset to output the "C<sub>16</sub>" when Start (active-low) goes true. When the sequence output is 8<sub>16</sub>, the active-high output Z should be true. Use a T-FF for the most significant bit of the design, a JK-FF for the least significant bit, and a D-FF for any other bits you might need. Note: All the given FFs have active-low asynchronous clear and set inputs. Use the minimum number of flip-flops and then try to minimize the number of SSI gates necessary to solve this problem. (Other than the flip-flops, no MSI or LSI gates, PLDs, or ROMs allowed.)

#### (%) a) Complete the next-state **truth** table. You may <u>not</u> need all the rows and/or columns.

5 min

%) b) Find the required <u>simplified</u> (MSOP or MPOS) equations.

5 min

Page 3/11

#### Exam 2

Last Name, First Name

%) 1. c) Design the complete mixed-logic circuit diagram, minimizing the total number of ( components, but using the T-FF and JK-FF (and D-FF(s), if necessary) as described 5 min previously. All inputs and outputs of the circuit should be clearly indicated coming into or out of the below box. Your design must include the circuitry necessary to asynchronous re-start the system at output "C16" when the Start (active-low) signal goes true and show the active-high output  $\mathbf{Z}$  (which is true when the output is  $\mathbf{8}_{16}$ ). -----, Inputs **Outputs** 

Page 4/11

 $2 \min$ 

### Exam 2

Last Name, First Name

- [4%] 2. Draw a complete mixed-logic circuit diagram including two switch circuits, one for an **active-low** input signal, X(L) and one for an **active-high** input, Y(H). to generate the equation W = X \* /Y, with W(L). Draw the switches in their <u>true</u> positions. Draw an LED circuit for the active-low output, W(L). Do <u>NOT</u> draw a layout.
- [6%] 3. Answer the following questions about a state machine designed with one EEPROM, one T flip-flop, one J-K flip-flop, and any other necessary flip-flops of type D.
- (3%) a) What is the size of the EEPROM (addresses × data bits) if the state machine has 3 inputs,  $3 \min$  2 outputs, and 5 states? Provide numbers only, i.e,  $37 \times 9$ , **NOT** expressions like  $3^7 \times \sqrt[4]{37}$ .

(3%) b) What is the size of the EEPROM (addresses × data bits) if the state machine has 1 input, 3 min 3 output, and 13 states? Provide numbers only, i.e.,  $37 \times 9$ , **NOT** expressions like  $3^7 \times \sqrt[4]{37}$ .

## [3%] 4. Write the complete VHDL equation (one line) for the following equation. Do <u>NOT</u> simplify.

$$G = A + \overline{T} * \overline{\overline{O * R} + S}$$

[4%]	5.	Answer the following questions.
(2%) 1 min		a) When is a Mealy output required?


(2%)
 b) As alternative to using a Mealy part 5a, describe (if possible) how to use a Moore output to accomplish the required task. What is the major disadvantage of this solution?

Page 5/11

#### Exam 2

Last Name, First Name

- [22%] 6. Given as many 64×4 SRAMs as needed, up to three 32×4 EEPROMs, and up to one 128×8
  <sup>3 min</sup> FLASH EEPROM, design the memory module described below, with an active-low chip enable, CE(L). The device should begin at address zero with a 64x8 memory block made up of 64×4 of SRAM AND 64×4 EEPROM. Immediate follow this memory block with 128×8 FLASH EEPROM. Add the minimum number of memory devices and the minimum number of additional SSI components required. (Other than the memory, no other MSI or LSI components are allowed.)
- (%) 5 min
- a) Draw vertical and horizontal lines in the box below and label each resulting box with the memory type and size, using only the defined types and sizes given above. Also, fill in the subscript on the D at the top left and the maximum address at the bottom right.



b) What are the address and data ranges for each of the memory components drawn above (in binary and in hex)?

32x4 EEPROM(s):

(

64x4 SRAM(s):


128x8 FLASH(s):

Page 6/11

#### Exam 2

Last Name, First Name

(%) 6. c) Design the required memory device circuit diagram below. Add the minimum number of <u>additional</u> memory components and SSI gates necessary (no MSI gates, LSI gates or PLDs). Add memory components and address and data subscripts as needed; <u>cross out</u> unneeded address and data pins. Use labels instead of wires for the design. <u>Also</u>, write the <u>equations</u> for each CS at the bottom of the page. Show all connections with either labels or wires (labels are <u>preferred</u>), just as in Quartus. Don't forget the system's active-low chip enable, CE, and R/~W [pronounced read, write not, with R(H) and W(L)].




# **Equations:**

Page 7/11

#### Exam 2

Last Name, First Name

- [20%] 7. Use the below circuit diagram and the ROM contents table below to solve this problem. Note that the addresses and data in the table are in **hexadecimal** [base 16]. (This problem is very similar to a problem in homework 8 that was also done in class.) Note that a T-FF, a D-FF, and a JK-FF are utilized in the below circuit.
- (16%) a) **Derive** the ASM chart for this circuit. Show <u>ALL</u> work, i.e., use at least part of the below table. You can draw your ASM on this page or on the next page.



	ents of (Hex)					
Addr	Data					
0	23					
1	23					
2	34					
3	15					
4	14					
5	04					
6	09					
7	09					
8	1E					
9	<b>3</b> A					
Α	07					
B	07					
С	06					
D	06					
Ε	05					
F	05					

EEL 3701—Fall 2013 Wednesday, 6 November 2013

Page 8/11

(<u>2%)</u> 3 min

#### Exam 2

Last Name, First Name

a) (Repeated from previous page.) Derive the ASM chart for this circuit. Show <u>ALL</u> work, i.e., use at least part of the above blank table. You can draw your ASM on this page or on the previous page.

b) If the input X is active-low, explain how this will change the ASM (if at all). Do <u>NOT</u> redraw the ASM.

(2%)
 c) If the output Y0 is active-low, redraw the first two states of the ASM. Do NOT redraw the entire ASM, just redraw the first two states.

Department of Electrical & Computer Enginee	ring Wednesday	, 6 Noven	ber 2013									
Page 9/11	E	xam 2	2									
3 min				Last Name, First Name								
[26%] 8. A block diagram of your lab 6 is shown here, along with two tables from the same handout,												
one of which is modified.	Use proper <u>d</u> values for M		MSA1:0/ MSB1:0	Bus Selected as Input to Combinatorial Logic								
INPUT Bus 4	MSB, and MS		00	INPUT Bus								
8 min REGA Bus	done in lab	,	01	REG A Bus								
REGB Bus OUTPUT Bus		0.		REG B Bus								
	7		11	Output Bus								
MSA1 MSA0 MUX A's MUX I	B's MSB1 MSB0	MSC		Action								
	MSDU		REGA Bus to OUTPUT Bus									
			REGB Bus to O									
CLK REG A REG	CLK		1	REGA Bus to OUTPUT Bus								
REG A REG				EGA/REGB to OUTPUT Bus								
REGA Bus 4	REGB Bus			GA/REGB Bus to OUTPUT Bus								
<u>↓</u> <sup>+</sup> <sup>+</sup> <del>↓</del>			sum of REGA Bus & REGB Bus to OUTPUT Bus									
Cin → Combinatorial Logic	Cout		Cout = SUM_Cout from adder									
			$Cout = 1 \text{ if REGA} \ge 8; \text{ else } Cout = 0$									
<u>4 ////////////////////////////////////</u>		111	Cout = 1 if REGB ≥ 8; else Cout = 0									

EEL 3701—Fall 2013

Dr. Eric M. Schwartz

University of Florida

MSC2:0  $\frac{1}{3}$ 

MUX C's

(10%) a) Assume that you can add a small additional circuit to calculate the value of Cout that behaves as follows and as described in the *MSC Action* table above. The value of Cout should be 0 if its value is <u>not</u> described in the above table. Determine the equation for Cout. You do <u>NOT</u> need to simplify the equation.

OUTPUT Bus

EEL 3701-Fall 2013 Wednesday, 6 November 2013

Page 10/11

## Exam 2

Last Name, First Name

5 min

(%) 8. b) Exchange the values in registers A and B, i.e., if A = 3 and B = 7 before the below operations, then afterwards A = 7 and B = 3. (Your algorithm should still work even if the two numbers are changed.) If this is not possible, then say so. Describe what is accomplished in each step. Use the minimum number of clock cycles. Give appropriate values for <u>ALL</u> signals.

	#	MSA	MSB	MSC	Input	Cin	RegA	RegB	Output	Cout	RegA+	RegB+	Output+	Cout+
	1						0011	0111						
	2													
	3													
	4													
	5													
	6													
	7													
1.														
2.														
3.														
4.														
5.														
6.														
7.														

%) 5 min

c) Use the table below to add two numbers, 3 and 7, and put the results in register A. (Your algorithm should still work even if the two numbers are changed.) Describe what is accomplished in each step. Use the minimum number of clock cycles. Give appropriate values for ALL signals.

	#	MSA	MSB	MSC	Input	Cin	RegA	RegB	Output	Cout	RegA+	RegB+	Output+	Cout+
	1						1111	0110						
	2													
	3													
	4													
_	5													
	6													
	7													
1.														
2.														
3.														
4.														
5.														
6.														
0. 7.														

EEL 3701—Fall 2013 Wednesday, 6 November 2013

Page 11/11

# Exam 2

Last Name, First Name

5 min

(%) 8. d) Use the table below to SUBTRACT \$5 from \$E. (Your algorithm should still work even if the two numbers are changed.) Store your solution in register B. Describe what is accomplished in each step. Use the minimum number of clock cycles. Give appropriate values for ALL signals.

	#	MSA	MSB	MSC	Input	Cin	RegA	RegB	Output	Cout	RegA+	RegB+	Output+	Cout+
	1						1111	1111						
	2													
	3													
_	4													
_	5													
-	6													
	7													
1.														
2.														
3.														
4.														
5.														
6.														
7.														

(6%) 5 min e) Design a circuit that can be added to your circuit design to "remember" the last carry output, the **modified** Cout from part a. "Remember" the Cout any time one of the three functions that can set the value (the last three in the MUXC Action table) are executed. Call the remembered output **R\_Cout**. Specify all the inputs and outputs for this circuit.