away all electronics.

graded without an indication on the front.

This exam counts for 20% of your total grade.

EEL 3701-Fall 2016 Wednesday, 9 November 2016

Page 1/11

.


Exam 2

Instructions:

May the Schwartz *be with you!*



Last Name, First Name



UF's NaviGator AMS team.

Please read carefully.

- You must pledge and sign this page in order for a grade to be assigned. **CLEARLY** write your name at the top of **this** test page (and, if you remove the staple, all others). Be sure your exam consists of 11 distinct pages. Sign your name and add the date below. (If we struggle to read your name, you will lose points.)
- Failure to follow the below rules will result in <u>NO</u> partial credit

Read each question carefully and follow the instructions.

You may not use any notes, HW, labs, other books, or calculators. The point values for problems may be changed at prof's discretion.

- The **base** (radix) of all number should be indicated with a **subscript** or **prefix**.
- *Truth tables, voltage tables, and timing simulations must be in counting order.* •
- Label the inputs and outputs of each circuit with activation-levels. •
- For each mixed-logic circuit diagram, label inputs of each gate with the appropriate logic equations. ٠
- For K-maps, label **each** grouping with the appropriate equation. •
- Labels inside of parts must be provided whenever it can be confusing, e.g., they **MUST** be specified for • MUXes and Decoders, but not for NANDs and ORs.
- For each circuit design, equations must **not** be used as replacements for circuit elements. •
- Boolean expression answers must be in *lexical order*, (i.e., /A before A, A before B, & D_3 before D_2).

PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

SIGN YOUR NAME

DATE (9 November 2016)

Regrade comments below: Give page # and problem # and reason for the petition.	Page	Available	Points
	2-3	17	
•	4	14	
•	5-6	22	
•	7	15	
•	8-10	20	
•	11	12	
•	TOTAL	100	
<u> </u>			

Good luck & Go Gators!!!


Page 2/11

(3%)

5 min

Exam 2

- [17%] 1. In this problem you will ultimately design a circuit to implement this ASM. Use a **T-FF** for the <u>least</u> significant state bit, a JK-FF for the <u>most</u> significant state bit, and D-FF's for any <u>other</u> FF's that you might need. The signals **X** and **B** are active-low and **A** is active-high. An active-high signal Start should asynchronously move the machine to state S2.
- (7%) a) Complete the next-state truth table. You may
 7 min need all the rows and/or columns. Use wild cards (*) where possible.



b) Find the required VHDL equations (<u>no</u> need to simplify) for determining B and the JK-FF inputs. (You do <u>NOT</u> have to find the other equations.)

	University of Department of	f Florida Electrical & Computer Engineering	EEL 3701—Fall 2016 Wednesday, 9 November 2016	Dr. Er	ic M. Schwartz
	Page 3/11		Exam 2		
				Last Name, First Nar	ne
(5%) 3 min	if yo ou yo Yo	necessary) as described pre- u did in Lab 5 when you ca tputs as Quartus would whe ur circuit design should be our design must include the	gic circuit diagram, using a JK viously. Use a block diagram f reated a graphical symbol in Q n a graphical symbol is created clearly indicated <u>coming int</u> circuitry necessary to asynchro (active-high) signal goes true.	for combinatorial logic uartus); label all input All inputs and outpu <u>o or out of</u> the below	(like s and its of box.
5 min] <u>Inputs</u>				<u>Outputs</u>
(2%) 2 min			f X and B are active-high inste b and write any new required V		cribe

Page 4/11

Exam 2

Last Name, First Name

- [6%] 2. Answer the following questions about a state machine designed with one EEPROM, one J-K flip-flop, one T flip-flop, and any other necessary flip-flops of type D.
- (3%) a) What is the size of the EEPROM (addresses × data bits) if the state machine has 3 inputs, 3 min 4 outputs, and 5 states? Provide numbers only, i.e, 37×9 , **NOT** expressions like $3^7 \times \sqrt[4]{37}$.
- (3%) b) What is the size of the EEPROM (addresses × data bits) if the state machine has 5 inputs, 3 min 4 outputs, and 13 states? Provide numbers only, i.e, 37×9 , **NOT** expressions like $3^7 \times \sqrt[4]{37}$.
- [4%] 3. Draw a complete mixed-logic circuit diagram to generate the below equation. The circuit must include three switch circuits, one for an active-high input signal W(H), one for an active-low input I(L), and one other for input N.

$$Cubs = \overline{W + I * \overline{N}}$$

Use the <u>minimum</u> number of gates on only a single SSI chip (i.e., a single 74HCxxx). Draw the switches in their <u>true</u> positions. Draw an **LED circuit** for the active-high output, **Cubs(H)**. Do <u>NOT</u> draw a layout.

- [4%] 4. Two of the four **modes** in VHDL are called **in** and **out**.
- (2%) a) What does the mode inout mean, and for what type of device is it used?

(2%)	b)	What does the mode buffer mean, and for what type of device is it used?
1 min		


Page 5/11

(

Exam 2

Last Name, First Name

- [22%] 5. Given as many of each of the following as needed, design the memory module described below, with an active-low chip enable, CE(L): 32×4 SRAMs, 16×8 EEPROMs, and 16×4 FLASH EEPROMs, The memory module should begin at address \$10 = 10₁₆ with 32x4 of Flash at the <u>same addresses</u> as 32x4 SRAM followed immediately by 16×8 of EEPROM. Add the minimum number of memory devices required. Addresses outside of those required (but within \$0 to \$FF) must be unaffected.
 - a) Draw vertical and horizontal lines in the box below and label each resulting box with the memory type and size, using only the defined types and sizes given above. Also, fill in the subscript on the D (top left) and the maximum address (bottom left and right).




b) What are the address and data ranges for <u>each</u> of the memory components drawn above (in binary <u>and</u> in hex)?

Page 6/11

Exam 2

Last Name, First Name

(%) 5. c) Design the required memory device circuit diagram below. Use the single decoder shown (bottom right) and add the minimum number of <u>additional</u> memory components and SSI gates necessary (but no other MSI gates, LSI gates, or PLDs). Add memory components and address and data subscripts as needed; <u>cross out</u> unneeded address and data pins. Use labels instead of wires for the design. <u>Also</u>, write the <u>equations</u> for each CS at the bottom of the page. Show all connections with either labels or wires (labels are <u>preferred</u>), just as in Quartus. Don't forget the system's CE(L), R(L), and W(L). Note: R(L) and W(L) are never true at the same time.




Page 7/11


Exam 2

Last Name, First Name

[6%] 6. What are the MSOP or MPOS equations for the following circuits? Please look at each circuit carefully.



[9%] 7. Design an 8-input MUX with a tri-state enable using only 2-input MUXes with single tri-state enables and a one more single device. This other device can be any one of the following MSI devices: DeMUX, Decoder, Encoder, Open-Collector Gate, or Tri-State Buffer. Draw a functional block diagram and then a circuit diagram. (If you can not solve the problem as stated, i.e., with one additional MSI device, then use SSI gates in addition to the 2-input MUXes.)




010

011

100

101 110

111



REG B

4

43

University of Florida

REG A

4

4

Combinatorial Logic

MUX C's

CLK

REGA Bus

Cin —

MSC2:0

a) Assume that you can add a small additional circuits to determine when REGA is equal to (4%)zero and another small circuit to determine when REGB is (2's complement) negative. 5 min Design a circuit for each of these active-high outputs (Aeq0 and Bneg, respectively). Show ALL work.

CLK

REGB Bus

► Cout

OUTPUT Bus

complement of REGA Bus to OUTPUT Bus

bit wise AND REGA/REGB to OUTPUT Bus

shift REGA Bus left one bit to OUTPUT Bus

without sign extension

bit wise OR REGA/REGB Bus to OUTPUT Bus

sum of REGA Bus & REGB Bus to OUTPUT Bus

shift REGA Bus right one bit to OUTPUT Bus

EEL 3701-Fall 2016 Department of Electrical & Computer Engineering Wednesday, 9 November 2016 Page 9/11

Exam 2

Last Name, First Name

(5%)

8. c) Calculate \$D + \$C*5, putting the result in RegA (where + is addition and * is multiplication). Describe your algorithm (plan) and then what is accomplished in each step. Use the minimum number of clock cycles. Give appropriate values for <u>ALL</u> signals. (Your algorithm should still work if all of the numbers are changed.)

#	MSA	MSB	MSC	Input	Cin	RegA	RegB	Output	Cout	RegA+	RegB+	Output+	Cout+
1						1011	1111						
2													
3													
4													
5													
6													

Plan: _____



(5%) 8. b) Subtract 7 from 3, i.e., X = 3 - 7; put the resulting difference in RegB. Describe your algorithm (plan) and then what is accomplished in each step. Use the minimum number of clock cycles. Give appropriate values for <u>ALL</u> signals. (Your algorithm should still work even if the two numbers, i.e., the 7 and the 3 are changed.)

#	MSA	MSB	MSC	Input	Cin	RegA	RegB	Output	Cout	RegA+	RegB+	Output+	Cout+
1						0101	1010						
2													
3													
4													
5													
6													

Plan: _____


Page 10/11

Exam 2

Last Name, First Name

(6%) 7 min 8. d) When discussing Lab 6 in class, I have shown that we create assembly language instructions by adding a controller to the Lab 4 hardware. A JMP instruction (e.g., JMP Addr3:0) causes the processor to jump to the specified address (Addr3:0). All microprocessors have instructions (often known as branch instructions) that ask a question that will result in either a jump to another address or continuation to the <u>next</u> address. A "branch if RegA=0" instruction, (i.e., BrAeq0 Addr3:0) will cause the CPU to jump to address Addr3:0 if RegA = 0 and to increment the program counter (i.e., PC3:0 ← PC3:0 + 1) if RegA ≠ 0.

Design a circuit, using the below 4-bit counter, to either load the counter with a 4-bit address or increment the counter, depending on the value of **Aeq0** (determined in part a).




Page 11/11

Exam 2

Last Name, First Name

[12%] 9. Use the below circuit diagram and the **ROM contents table** below to solve this problem. Note that the addresses and data in the table are in **hexadecimal** [base 16]. (This problem is very similar to a problem in Homework 8, which was also solved in class.) Note that a D-FF and a T-FF are utilized in the below circuit.

14 minDerive the ASM chart for this
circuit. Show ALL work, i.e.,
use at least part of the below
table. Draw your ASM in the
space provided on this page.



R	ontents of OM (Hex) dr Data					
	E					
1	. 9					
2	3					
	8					
4	F					
5	F					
6	5					
7	5					