Last Name, First Name May the Schwartz be with you!

## Instructions:

- Turn off all cell phones and other noise making devices and put away all electronics.
- Show all work on the front of the test papers. Box each answer. If you need more room, make a clearly indicated note on the front of the page, "MORE ON BACK", and use the back. The back of the page will not be graded without an indication on the front.
- You may not use any notes, HW, labs, other books, scratch paper, or calculators.

- This exam counts for $\underline{20} \%$ of your total course grade.
- Read each question carefully and follow the instructions.
- The point values for problems may be changed at prof's discretion.
- You must pledge and sign this page in order for a grade to be assigned.

- CLEARLY write your name at the top of this test page (and, if you remove the staple, all others).

Be sure your exam consists of $\underline{11}$ distinct pages. Sign your name and add the date below. (If we struggle to read your name, you will lose points.)

- For anything undefined, if necessary, state a reasonable assumption.
- Failure to follow the below rules will result in NO partial credit
- The base (radix) of all number should be indicated with a subscript or prefix.
- Truth tables, voltage tables, and timing simulations must be in counting order.
- Label the inputs and outputs of each circuit with activation-levels.


## Good luck \& Go Gators!!!

- For each mixed-logic circuit diagram, label inputs of each gate with the appropriate logic equations.
- For K-maps, label each grouping with the appropriate equation.
- Labels inside of parts must be provided whenever it can be confusing, e.g., they MUST be specified for MUXes and Decoders, but not for NANDs and ORs.
- For each circuit design, equations must not be used as replacements for circuit elements.
- Boolean expression answers must be in lexical order, (i.e., /A before $A$, A before $B, \& D_{3}$ before $D_{2}$ ).
- When asked to provide a numerical answer, provide a single number only, e.g., 37.9, NOT expressions like $3^{7} \times \sqrt[4]{37}$, or fractions, like 37/42. Provide the proper number of significant figures.


## PLEDGE: On my honor as a University of Florida student, I certify that I have neither given nor received any aid on this examination, nor I have seen anyone else do so.

## SIGN YOUR NAME



| Page | Available | Points |
| :---: | :---: | :---: |
| $2-3$ | 17 |  |
| 4 | 15 |  |
| $5-6$ | 22 |  |
| 7 | 12 |  |
| $8-10$ | 19 |  |
| 11 | 15 |  |
| TOTAL | 100 |  |

[17\%] 1. In this problem you will ultimately design a circuit
a) Complete the next-state truth table. You may not need all the rows and/or columns. Use wild cards (*) where possible.

|  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | significant state bit, and T-FFs for any other FF's that you might need. The signals $\mathbf{X}$ and $\mathbf{A}$ are active-low and $\mathbf{B}$ and $\mathbf{Y}$ are active-high. An active-high signal Start should asynchronously move the machine to state $\mathbf{S}$.

(3\%) 5 min
b) Find the required VHDL equations (no need to simplify) for determining A and the JKFF inputs. (You do NOT have to find the other equations.)

1. c) Design the complete mixed-logic circuit diagram, using a JK-FF (and T-FF(s), if

## Inputs

 necessary) as described previously. Use a block diagram for combinatorial logic (like you did in Lab 5 when you created a graphical symbol in Quartus); label all inputs and outputs as Quartus would when a graphical symbol is created. All inputs and outputs of your circuit design should be clearly indicated coming into or out of the below box. Your design must include the circuitry necessary to asynchronously cause the system to go to state $\mathbf{S 1}$ when the Start (active-high) signal goes true.
3. Draw a complete mixed-logic circuit diagram to generate the below equation. Do NOT simplify. The circuit must include three switch circuits, one for an active-low input signal $\mathbf{U}(\mathbf{L})$, one for an active-high input $\mathbf{B}(\mathbf{H})$, and one other for input $\mathbf{S}$. Use the minimum number of gates on only any single SSI chip (i.e.,

$$
\boldsymbol{U F}=\overline{\overline{\boldsymbol{S} * \overline{\boldsymbol{U}}}+\overline{\boldsymbol{B}}}
$$ a single SSI 74HCxxx chip). Draw the switches in their true positions. Draw an LED circuit for the active-low output, UF(L). Do NOT draw a layout. Do NOT simplify.

2. Answer the following questions about a state machine designed with one EEPROM, one J-K flip-flop, one T flip-flop, and any other necessary flip-flops of type D.
a) What is the size of the EEPROM (addresses $\times$ data bits) if the state machine has 4 inputs, 2 outputs, and 7 states? Provide numbers only, i.e, 37 by 9, NOT expressions like $3 \times \sqrt[4]{37}$.
b) What is the size of the EEPROM (addresses $\times$ data bits) if the state machine has 3 inputs, 1 outputs, and 15 states? Provide numbers only, i.e, 37 by 9 , NOT expressions like $3^{7} \times \sqrt[4]{37}$.
3. Answer the following short questions/problems.
a) In VHDL, what is an architecture?
b) Describe, compare and contrast Mealy and Moore outputs. When is one desirable over the other?
[22\%] 5. Given as many of each of the following as needed, design the memory module described 3 min below, with an active-low chip enable, CE(L): 32×8 FLASH EEPROM, 64×8 EEPROM, and $\mathbf{1 6} \times 4$ SRAMs, The memory module should begin at address $\$ 40=40_{16}$ with $\mathbf{3 2 x 8}$ of Flash, followed immediately by $\mathbf{6 4 \times 8}$ of EEPROM. The EEPROM should be followed immediately with $\mathbf{1 6 \times 8}$ of SRAM. Add the minimum number of memory devices required. Addresses outside of those required (but within $\mathbf{\$ 0}$ to $\mathbf{\$ F F}$ ) must be unaffected.
a) Draw vertical and horizontal lines in the box below and label each resulting box with the memory type and size, using only the defined types and sizes given above. Also, fill in the subscript on the D (top left) and the maximum address (bottom left and right).

b) What are the address and data ranges for each of the memory components drawn above (in binary and in hex)?

## Equations:

( \%) 5. c) Design the required memory device circuit diagram below. Use the single decoder shown 8 min (bottom right) and add the minimum number of additional memory components and SSI gates necessary (but no other MSI gates, LSI gates, or PLDs). Add memory components and address and data subscripts as needed; cross out unneeded address and data pins. Use labels instead of wires for the design. Also, write the equations for each CS at the bottom of the page. Show all connections with either labels or wires (labels are preferred), just as in Quartus. Don't forget the system's CE(L), R(L), and W(L). Note: $\mathrm{R}(\mathrm{L})$ and $\mathrm{W}(\mathrm{L})$ are never true at the same time.


## Equations:

[12\%] 6. Use the below circuit diagram and the ROM contents table below to solve this problem. Note 14 min that the addresses and data in the table are in hexadecimal [base 16]. (This problem is very similar to a problem in Homework 10. A similar problem was solved in class. Note that two D-FFs are utilized in the below circuit.
Derive the ASM chart for this circuit. Show ALL work, i.e., use at least part of the below table. Draw your ASM in the space provided on this page.


|  |  |  | Contents of <br> ROM (Hex) |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Addr | Data |  |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 8 |  |  |  |  |  |  |  |  |
|  |  |  |  | 1 | 3 |  |  |  |  |  |  |  |  |
|  |  |  | 2 | 8 |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 3 | 8 |  |  |  |  |  |  |  |  |
|  |  |  |  | 4 | 6 |  |  |  |  |  |  |  |  |
|  |  |  |  | 5 | 3 |  |  |  |  |  |  |  |  |
|  |  |  |  | 6 | 7 |  |  |  |  |  |  |  |  |
|  |  |  |  | 7 | $\mathbf{D}$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Last Name, First Name
[19\%] 7. A block diagram and tables from your Lab 4 are shown below.

(3\%)
5 min
a) Assume that you can add a small additional circuit to determine when REGA is NOT equal to 3 or 7, i.e., ANOT3OR7 is true when REGA equals any $0,1,2,4,5,6,8,9,10,11,12$, 13, 14 or 15. Design the simplified (MSOP or MPOS) circuit for this active-high output. Appropriately label the inputs and output. Show ALL work.
(4\%) 7. b) Calculate $\mathbf{\$ E}$ plus $\mathbf{\$ 5}$, putting the result in RegA. Describe your algorithm (plan) and then 5 min what is accomplished in each step. Use the minimum number of clock cycles. Give appropriate values for ALL signals. (Your algorithm should still work if all of the numbers are changed.)

| $\#$ | MSA | MSB | MSC | Input | Cin | RegA | RegB | Output | Cout | RegA+ | RegB+ | Output + Cout |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |  | 0011 | 0111 |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |

Plan: $\qquad$

1. $\qquad$
2. $\qquad$
3. $\qquad$
4. $\qquad$
5. $\qquad$
6. 

(4\%) 7. c) In the next three parts of this problem, we will modify the circuit from Lab 4 in order to perform multiple nibble addition, e.g., $\$ 37$ plus $\$ 5 \mathrm{~F}=\$ 96$. Draw a simple circuit that can be added to the Lab 4 circuits to "remember" the last carry output (Cout) when a new input, LD_Cout(H), is true. Label the stored carry output as S_Cout(H).
(3\%) 7. d) In Lab 4, the carry input (Cin) was obtained from a switch circuit. Instead, in the next two parts of the problem, we will use either GND or S_COUT (the stored carry output from part c) for the carry input. If a new input, USE_Cout is true, then use the stored carry output (S_Cout) for the carry input; otherwise use GND for the carry input. Draw a simple circuit that can be added to the Lab 4 circuit (without the Cin switch circuit); label the output of the below circuit as Cin.
e) Calculate $\mathbf{\$ 2 E}$ plus $\mathbf{\$ 4 5}$, putting the results in RegA. First find the result of adding the least significant nibbles and then the result from adding the most significant nibbles (possibly with carry). Describe your algorithm (plan) and then what is accomplished in each step. Use the minimum number of clock cycles. Give appropriate values for ALL signals. (Your algorithm should still work if all of the numbers are changed.) What are the two relevant outputs in RegA?

| \# | MSA | MSB | MSC | Input | LD_Cout | USE_Cout | Cin | RegA | RegB | Output | Cout | S_Cout | RegA+ | RegB+ | Output+ | Cout+ | S_Cout+ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |  |  |  | 0011 | 0111 |  |  | 0 |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Plan: $\qquad$

1. $\qquad$
2. $\qquad$
3. $\qquad$
4. $\qquad$
5. $\qquad$
6. $\qquad$
7. $\qquad$
8. $\qquad$
9. $\qquad$
[15\%] 8. Complete the timing diagram for this ASM. Show small (non-zero) propagation delays. 12 min Assume that each of the flip-flops used are rising-edge triggered. This system has an asynchronous reset (Reset). (Shown is a simplified ASM chart for an old UF robot.) Assume that all propagation delays are approximately $10 \%$ (i.e., $\frac{1}{10}$ th) of the CLK period. (For example, if the clock period was 100 ns , the propagation delays would be 10 ns .)

