

M68HC11 BASIC INSTRUCTION SET AND PROGRAMMERS MODEL

• *Data Movement:*

LDAA, LDAB, LDD LDS, LDX, LDY TAB, TBA, TAP, TPA	STAA, STAB, STD STS, STX, STY TSX, TXS, TSY, TYS, XGDX, XGDY	PULA, PULB, PSHA, PS HB PULX, PULY, PSHX, PS HY
--	--	--

• *Arithmetic/Logic/Shift:*

ABA, ADDA, ADDB, ADDD, ABX, ABY SBA, SUBA, SUBB, SUBD, ADCA, ADCB SBCA, SBCB MUL, IDIV, FDIV INCA, INCB, INC DECA, DECB, DEC INX, INY, INS DEX, DEY, DES NEG, COM, DAA	ANDA, ANDB ORAA, ORAB EORA, EORB	LSLA, LSLB, LSL, LSLD=ASLD LSRA, LSRB, LSR, LSRD ASLA, ASLB, ASL, ASLD=LSLD ASRA, ASRB, ASR RORA, RORB, ROR ROLA, ROLB, ROL
---	--	--

• *Decision Making:*

No Flag	Carry Flag	Zero Flag	Sign Flag	Overflow	Arithmetic	Logical
BRA	BCC, BCS	BEQ, BNE	BMI, BPL	BVS, BVC	BGE, BGT	BHI, BHS
JMP					BLE, BLT	BLO, BLS

• *More Decision Making:*

BIT, CBA, CMA, CMPB, CPD, CPX, CPY, TST, BRSET, BRCLR, BSR, JSR, RTS, RTI

• *Miscellaneous :*

BCLR, BSET, CLRA, CLRB, CLR, CLC, SEC, CLV, SEV, CLI, SEI, NOP, STOP, SWI, WAI

• *Addressing Modes:*

- Immediate: The data value is included in the instruction {immediately follows the instruction opcode}.
- Direct The operand is the page 0 address of the data value.
- Extended The operand is the 16-bit address of the data value.
- Indexed The address of the data value is contained in Index Register X or Y.
- Inherent The opcode specifies the address of the data inside the CPU.
- Relative The destination of the branch instruction is specified relative to the address in the PC register.

