OBJECTIVES
Explore and understand the implementation of memory-mapped I/O. Add an 8-bit input port and an 8-bit output port.

REQUIRED MATERIALS
- EEL 3744 (uPAD and uPAD Proto Base) Board kit and tools
- 1 - 74HC574 8-bit 3-state D Flip Flop
- 1 - 74HC573 8-bit 3-state transparent latch
- From a previous lab (or the uPAD construction guide):
  - 1 - 8-bit LED switch circuit
  - 1 - 8-bit switch circuit
- XMEGA documents
  - doc8331, doc8385, doc0856
- uPAD Proto Base Schematics (on our website)
- Digilent/NI Analog Discovery (DAD/NAD) board

YOU WILL NOT BE ALLOWED INTO YOUR LAB SECTION WITHOUT THE REQUIRED PRE-LAB.

PRELAB REQUIREMENTS
REMEMBER:
You must adhere to the Lab Rules and Policies document for every lab.

Read the ENTIRE lab handout before starting this lab. Read the EBI section in the XMEGA AU Manual (doc8331, section 27). Study the examples on our website, especially Input_Port.asm.

For this lab and many future labs, you will need to create a Quartus schematic (bdf) file or VHDL file. Include Quartus files in your lab document as described in the Lab Rules and Policies. You can modify the Quartus schematic files to create complete wiring schematic (with pin numbers shown) for the designs described in this lab document.

INPUT/OUTPUT PORTS
The XMEGA has several input/output (I/O) ports (A-F, H, J, K, Q, and R). The uPAD Proto Base makes access to GPIO ports E and F efficient by supplying labeled headers for each. Each of the I/O pins on all the ports have additional features, some of which will be used in labs later in the semester. Therefore, we can “free up” these ports for their special use by adding additional memory-mapped I/O ports. The XMEGA’s External Bus Interface (EBI) system gives access to the XMEGA’s address, data, and control busses. In this lab, the EBI system and some external components will be used to create one memory-mapped 8-bit input port and one memory-mapped 8-bit output port (instead of using an additional XMEGA input and output port, i.e., PORTx_IN and PORTy_OUT, respectively).

1. Carefully read through the EBI section in the XMEGA AU Manual (doc8331, section 27). Make sure you understand the configuration registers, the chip select register, and how it generates the appropriate chip selects. In this lab we will configure XMEGA’s CS0 (chip select 0) to enable external devices at addresses that will be specified later. In addition, we will use the Altera MAX 3000A EPM3064ALC44-10 CPLD to generate control signals for a tri-state buffer chip and D Flip-Flop (register) chip. These chips are used for input and output ports, respectively.

2. Your uPAD Proto Base was designed to work with an SRAM 3-PORT ALE1 EBI interface (see doc8331, Section 27.5.2 [and Figure 27-4] and Section 27.9 [and Table 27-4]). This means that address bytes 0 and 1 are time-multiplexed, i.e., they share the same pins. There is an 8-bit latch, already soldered to your board (just beside the CPLD), that allows address latching using the ALE1
signal. Also see doc8385, Tables 33-7, 33-8, 33-9, for the port locations of the address, data, and control bus pins (in the columns marked SRAM ALE1). You must set EBI_CTRL accordingly.

3. In this lab you will configure the EBI and generate the necessary chip-enable/clock equations to implement one 8-bit input port and one 8-bit output port both mapped to address $20 4000 and mirrored at all addresses from $20 4000 to $20 7FFF in data memory. Tri-state buffers must be used for input ports and flip-flop registers should be used for output ports.

4. How many addresses is $20 4000 to $20 7FFF? You will select this as the SRAM address size in the EBI chip select register (EBI_CS0_CTRLA). You must also set the base address appropriately in the base address register (EBI_CS0_BASEADDR). You do not need to worry about wait states or other advanced features of the EBI. NOTE: There are 24 address lines (A23:0) in the data memory of the processor. However, your board only has access to address lines A15:0. As a result, for this and all future labs, you will only have to take address lines A15:0 into account when generating decode equations on your CPLD. (Hint: In this lab, you will NOT need to use address A15-A0 in any CPLD address decoding. All of the address decoding for this lab is done in the XMEGA’s CS0.)

5. After CS0 has been properly configured, use Quartus to generate the combinatorial circuits for the input and output ports. Set /WE, /RE, /CS0 as inputs to the CPLD. Use /WE along with /CS0 to drive an output port and use /RE along with /CS0 to read from an input port. Take note of the activation levels in the XMEGA A1U Manual (doc8385, Table 33-7) when designing your equations. HINT: The output port device’s /OE signal can be tied to GND and input port device’s LE can be tied to 3.3V.

6. If you have not already done so, solder two single-row headers into the J1 slot, inserting this header from the top of the board and soldering it on the bottom of the board. It is located at the top of the Proto Base, above the CPLD. The header will have the long legs facing up. Ensure that these headers are aligned perpendicular to the board, and parallel to each other BEFORE soldering. The Altera USB Blaster will be connected to this header to program the CPLD, just as was done in EEL 3701.

7. Use jumpers on the J3 header below and to the left of the J1 header. The jumpers are used to connect required signals (/WE, /RE, etc) to the CPLD. Figure 1 is an excerpt from the uPAD Proto Base schematic document (available on our website). The numbers boxed in red correspond to the PIN # on the CPLD. These are the pins that you need to select in the Quartus pin planner.
so that the desired jumpered signals are connected to the CPLD. Once these pins are verified, program the CPLD. If you start encountering issues with the processor while programming or with various code that worked previously, double check both your wiring and the Quartus design. If there is a problem, it is likely caused by a data bus or address bus conflict, which interferes with the processor’s normal operation. **NOTE:** Make sure you set the default value of the pins as input tri-stated before you program the CPLD. Double check this setting when creating new Quartus projects, as it may reset to the default. As a precaution, do not use jumpers on signals that are not used in your CPLD design.

### INPUT PORT

**Note:** If you have not yet added the switch bank to your uPAD Proto Base, follow the instructions given in the uPAD Proto Base Assembly Guide in Steps 4.04, 4.05, 4.10, and 4.12. Do a fit check, i.e. put all the components and headers into place without soldering, to ensure that none of these components are in the wrong place.

8. After the CPLD is programmed, use the 74HC573 datasheet to **create a wiring schematic** (by hand or with Quartus) for the input port using the 74HC573 8-bit 3-state transparent latch (acting as an 8-bit 3-state device). **Use labels instead of wires to show connections.** (I encourage you to make a computer-generated schematic that you can add to in subsequent labs.) The schematic should show connections to the data bus header and the CPLD header. Do not draw wires. Use pin labels instead. **Include all pin numbers.** You can add the pin numbers by hand on your printouts. (Note: The 74573 is not available in Quartus, but the operation of the 74373 is identical and can be used. The 74373 can be found in the parts library under **others | maxplus2**. The pinouts of the 74373 and the 74573 are **different**.)

9. Wire the input port using your wiring schematic.
   a. If you have not already done so, you must solder the 74’573 surface mount chip into place. Place the 74’573 in the middle SOIC island surface mount position just above your switch bank, as shown in Figure 2. The placement of the 74’574 is shown in Figure 3. Begin by soldering the two corner pins to chip in place. Add two single row 8-pin headers on each side of (above and below) the 74’573. You will wire wrap to these header pins. Solder a 0.1µF bypass capacitor in the designated SOIC bypass capacitor location (which are shown in Figure 4). These bypass capacitors need to be connected to the power and ground pins.
Lab 3: I/O Port Expansion

on your latch/flip-flop ICs; they are not connected inside the board. You must use wire-wrap to connect the capacitors. The white stripe next to the bottom three pins on the bypass capacitor headers indicate the negative pins. The pins without the stripe are the positive pins. Connect one of the negative pins to the ground pin on your IC. Connect one of the positive pins to the Vcc pin on your IC. Use separate capacitors for each of your ICs (i.e., do not use 1 capacitor for both your input port and output port devices). You must also connect the ground/power pins to the power headers near the bottom of the uPAD Proto Base board. The bypass capacitor headers do not provide any power! See the uPAD Proto Base schematic for the pin connections between 74'573’s SOIC island and J14 and J24, respectively.

b. Finally, wire wrap the signals as shown on your circuit diagram.

Note: Power and ground signals are usually distributed using a bus to every chip. In future courses and in future projects (ECE Design 2, for example) you should solder power bus lines or make wide traces and NOT use wire wrap. In 3744, you should use two wire wrap wires for power and ground signals (although using one at the speeds we run should work fine).

10. Once the input port is finished, verify that your board still programs via the Atmel ICE PDI connection. If AVR Studio cannot properly read the signature with the programmer, there may be a crossed or loose connection. Verify all of your connections using your multimeter.

11. Now that the board programs with the newly wired input port, wire the switch bank to your new input port.

12. Verify that your board still programs. If the board does not boot, check the switch bank connections using a digital multimeter.

13. Write a short test program to read the value of the port and write it to the LEDs from Lab 2. (Submission of this program is not required, but you will likely utilize this code again later.) If the input port does not work, review the above steps.

14. Connect your DAD/NAD to CS0, RE, WE, the Data Bus, and any CPLD outputs that you create. Use the use the DAD/NAD LSA (logic state analyzer) function to view these signals when data is input, i.e., a read cycle. Include a screen shot that shows the timing diagrams for the read cycle in your report.

OUTPUT PORT

15. Once the input port works, use the 74HC574 datasheet to create a Quartus design for the output port using this 8-bit 3-state D flip-flop. Add your circuit diagram to the one with the input port. (As the semester continues, we will add to this schematic many times, so I suggest that you generate this with a computer.) The schematic should show connections to the data bus header and the CPLD header. Do not draw wires. Use pin labels instead. Include all pin numbers. You can add the pin numbers by hand on your printouts. (Note: The 74574 is not available in Quartus, but the operation of the 74374 is identical and can be used. The 74374 can be found in the parts library under others | maxplus2. The pinouts of the 74’374 and the 74’574 are different.)

16. Wire the output port using your schematic. In lab 2, you should have already soldered the 74’574 and capacitor in the appropriate location, as repeated in part a below.

Figure 4: Locations of bypass capacitors.
Lab 3: I/O Port Expansion

**PRE-LAB QUESTIONS**

1. What is the advantage of mirroring the input and output ports to $20 4000 to $20 7FFF (also known as partial address decoding)? What would be necessary if you wanted to only place the ports at $20 4000 and no place else?
2. Write the address decode equation to put the input and output ports at addresses 0x2000 – 0xAFFF.
3. What is the complete range of external memory on the XMEGA?
4. The uPAD Proto Base is configured to use the EBI in SRAM ALE1 mode, which does not give us address bits A23:16. Which mode(s) can be used to access all of these higher address bits? Describe the change(s) necessary to use one of these modes. What additional hardware is needed, if any?

**PRE-LAB REQUIREMENTS**

1. Answer all of the pre-lab questions.
2. Configure EBI for $20 4000 to $20 7FFF memory range.
3. Determine the chip-enable equations for the input and the output ports.
4. Program the CPLD.
5. Build the 8-bit input port on your board
6. Build the 8-bit output port on your board
7. Write and debug the required program.
8. Submit the required documents through Canvas as specified in the document Lab Rules and Policies.

**IN-LAB REQUIREMENTS**

1. Demonstrate that the input port works using the switches.
2. Demonstrate that the output port works using the LEDs.
3. Demonstrate the proper functioning of your I/O Software program.

**DEBUGGING TIPS:**
Lab 3: I/O Port Expansion

1. You will **not** be able to use the multimeter (as a voltmeter) to measure signals on the memory bus. They are changing too quickly. The voltmeter will show the average value. This **can** be utilized for debugging as follows.
   a) Write a very short program segment that modifies the desired bus appropriately.
   b) Run this program in a continuous loop.
   c) The average voltage of the particular pin will appear on meter. This will be different than the voltage when the bus is not being utilized.

2. Connect the pin to your DAD/NAD board to observe the waveform using the DAD/NAD oscilloscope function. The LSA can view the logical value of up to 16 pins at the same time.

3. Make sure that you set all unused pins in Quartus to be tri-stated input. If you connect signals with jumpers and the do **not** use them, your program may not work.

4. Make sure you understand the required PORT direction bits settings. If they are not set correctly, your code will not work.

5. The following signals are active low: /WE, /RE; while ALE1 is active-high (even though it is shown in some of the manuals as /ALE1). See Figure 27-4 in doc8331.

6. Read the EBI documentation regarding I/O pins (section 27.9). It explains how to handle active low and active high signals.